Home
last modified time | relevance | path

Searched full:hs400 (Results 1 – 25 of 154) sorted by relevance

1234567

/linux-6.12.1/Documentation/devicetree/bindings/mmc/
Dmtk-sd.yaml94 hs400-ds-delay:
97 HS400 DS delay setting.
110 mediatek,hs400-cmd-int-delay:
113 HS400 command internal delay setting.
119 mediatek,hs400-cmd-resp-sel-rising:
122 HS400 command response sample selection.
123 If present, HS400 command responses are sampled on rising edges.
124 If not present, HS400 command responses are sampled on falling edges.
126 mediatek,hs400-ds-dly3:
134 value with corner IC and it is valid only for HS400 mode.
[all …]
Dnvidia,tegra20-sdhci.yaml100 The DQS trim values are only used on controllers which support HS400
101 timing. Only SDMMC4 on Tegra210 and Tegra186 supports HS400.
109 description: Specify DQS trim value for HS400 timing.
136 nvidia,pad-autocal-pull-down-offset-hs400:
137 description: Specify drive strength calibration offsets for HS400 mode.
158 and HS400 timing specific values are used in corresponding modes if
171 nvidia,pad-autocal-pull-up-offset-hs400:
172 description: Specify drive strength calibration offsets for HS400 mode.
Dsamsung,exynos-dw-mshc.yaml70 See also samsung,dw-mshc-hs400-timing property.
72 samsung,dw-mshc-hs400-timing:
82 The value of CIU TX and RX clock phase shift value for HS400 mode
104 See also samsung,dw-mshc-hs400-timing property.
109 RCLK (Data strobe) delay to control HS400 mode (Latency value for delay
Dmmc-controller.yaml215 mmc-hs400-1_2v:
218 eMMC HS400 mode (1.2V I/O) is supported.
220 mmc-hs400-1_8v:
223 eMMC HS400 mode (1.8V I/O) is supported.
225 mmc-hs400-enhanced-strobe:
228 eMMC HS400 enhanced strobe mode is supported
230 no-mmc-hs400:
233 All eMMC HS400 modes are not supported.
Dcdns,sdhci.yaml95 HS200, HS400 and HS400_ES.
102 Value of the delay introduced on the sdclk output for HS200, HS400 and
111 HS400 / HS400_ES speed modes.
154 mmc-hs400-1_8v;
Dsprd,sdhci-r11.yaml99 mmc-hs400-enhanced-strobe;
100 mmc-hs400-1_8v;
109 sprd,phy-delay-mmc-hs400 = <0x44 0x7f 0x2e 0x2e>;
Dsdhci-am654.yaml121 ti,otap-del-sel-hs400:
122 description: Output tap delay for eMMC HS400 timing
190 description: strobe select delay for HS400 speed mode.
236 ti,otap-del-sel-hs400 = <0x0>;
Dbrcm,sdhci-brcmstb.yaml109 mmc-hs400-1_8v;
110 mmc-hs400-enhanced-strobe;
/linux-6.12.1/drivers/mmc/host/
Dsdhci-acpi.c497 * while HS400 tuning is in progress we end up with mismatched driver in amd_select_drive_strength()
498 * strengths between the controller and the card. HS400 tuning requires in amd_select_drive_strength()
499 * switching from HS400->DDR52->HS->HS200->HS400. So the driver mismatch in amd_select_drive_strength()
507 * card's timing to HS200 or HS400. The card will use the default driver in amd_select_drive_strength()
528 * The initialization sequence for HS400 is:
529 * HS->HS200->Perform Tuning->HS->HS400
532 * HS400->DDR52->HS->HS200->Perform Tuning->HS->HS400
534 * The AMD eMMC Controller can only use the tuned clock while in HS200 and HS400
537 * HS400, we can re-enable the tuned clock.
562 /* DLL is only required for HS400 */ in amd_set_ios()
[all …]
Drenesas_sdhi.h19 u32 tap; /* sampling clock position for SDR104/HS400 (8 TAP) */
20 u32 tap_hs400_4tap; /* sampling clock position for HS400 (4 TAP) */
Dsdhci-xenon-phy.c348 * and before HS400 data strobe setting.
466 /* Set HS400 Data Strobe and Enhanced Strobe */
479 dev_dbg(mmc_dev(host->mmc), "starts HS400 strobe delay adjustment\n"); in xenon_emmc_phy_strobe_delay_adj()
489 * 1. card is in HS400 mode and in xenon_emmc_phy_strobe_delay_adj()
668 /* Hardware team recommend a value for HS400 */ in xenon_emmc_phy_set()
766 * HS400 set Data Strobe and Enhanced Strobe if it is supported.
/linux-6.12.1/arch/arm64/boot/dts/exynos/
Dexynos7885-jackpotlte.dts67 mmc-hs400-1_8v;
70 mmc-hs400-enhanced-strobe;
77 samsung,dw-mshc-hs400-timing = <0 2>;
Dexynos850-e850-96.dts185 mmc-hs400-1_8v;
188 mmc-hs400-enhanced-strobe;
195 samsung,dw-mshc-hs400-timing = <0 2>;
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt7986a-bananapi-bpi-r3-emmc.dtso19 mmc-hs400-1_8v;
20 hs400-ds-delay = <0x14014>;
Dmt6795-sony-xperia-m5.dts215 mediatek,latch-ck = <0x14>; /* hs400 */
217 mediatek,hs400-cmd-int-delay = <1>;
218 mediatek,hs400-ds-dly3 = <0x1a>;
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dipq9574-rdp433.dts23 mmc-hs400-1_8v;
24 mmc-hs400-enhanced-strobe;
Dipq9574-rdp418.dts24 mmc-hs400-1_8v;
25 mmc-hs400-enhanced-strobe;
/linux-6.12.1/include/linux/mmc/
Dhost.h182 /* Prepare HS400 target operating frequency depending host driver */
185 /* Execute HS400 tuning depending host driver */
194 /* Prepare switch to DDR during the HS400 init sequence */
197 /* Prepare for switching from HS400 to HS200 */
200 /* Complete selection of HS400 */
385 #define MMC_CAP2_HS400_1_8V (1 << 15) /* Can support HS400 1.8V */
386 #define MMC_CAP2_HS400_1_2V (1 << 16) /* Can support HS400 1.2V */
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3399-nanopc-t4.dts113 mmc-hs400-1_8v;
114 mmc-hs400-enhanced-strobe;
/linux-6.12.1/drivers/mmc/core/
Dhost.c258 mmc_of_parse_timing_phase(dev, "clk-phase-mmc-hs400", in mmc_of_parse_clk_phase()
394 if (device_property_read_bool(dev, "mmc-hs400-1_8v")) in mmc_of_parse()
396 if (device_property_read_bool(dev, "mmc-hs400-1_2v")) in mmc_of_parse()
398 if (device_property_read_bool(dev, "mmc-hs400-enhanced-strobe")) in mmc_of_parse()
406 if (device_property_read_bool(dev, "no-mmc-hs400")) in mmc_of_parse()
626 dev_warn(dev, "drop HS400 support since no 8-bit bus\n"); in mmc_validate_host_caps()
/linux-6.12.1/arch/arm64/boot/dts/sprd/
Dwhale2.dtsi151 sprd,phy-delay-mmc-hs400 = <0x44 0x7f 0x2e 0x2e>;
161 mmc-hs400-enhanced-strobe;
162 mmc-hs400-1_8v;
/linux-6.12.1/arch/arm64/boot/dts/renesas/
Dr8a77980a-condor-i.dts18 mmc-hs400-1_8v;
Dr8a774e1-hihope-rzg2h.dts40 mmc-hs400-1_8v;
Dr8a774b1-hihope-rzg2n.dts40 mmc-hs400-1_8v;
/linux-6.12.1/arch/riscv/boot/dts/thead/
Dth1520-lichee-module-4a.dtsi35 mmc-hs400-1_8v;

1234567