Home
last modified time | relevance | path

Searched full:gcc_pcie_0_phy_bcr (Results 1 – 25 of 50) sorted by relevance

12

/linux-6.12.1/include/dt-bindings/reset/
Dqcom,gcc-apq8084.h91 #define GCC_PCIE_0_PHY_BCR 82 macro
/linux-6.12.1/Documentation/devicetree/bindings/phy/
Dqcom,msm8998-qmp-pcie-phy.yaml92 resets = <&gcc GCC_PCIE_0_PHY_BCR>, <&gcc GCC_PCIE_PHY_BCR>;
Dqcom,msm8996-qmp-pcie-phy.yaml154 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
/linux-6.12.1/include/dt-bindings/clock/
Dqcom,qdu1000-gcc.h151 #define GCC_PCIE_0_PHY_BCR 6 macro
Dqcom,gcc-qcs404.h166 #define GCC_PCIE_0_PHY_BCR 10 macro
Dqcom,gcc-sm6350.h166 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,sm4450-gcc.h170 #define GCC_PCIE_0_PHY_BCR 6 macro
Dqcom,gcc-sc7280.h210 #define GCC_PCIE_0_PHY_BCR 1 macro
Dqcom,sm8550-gcc.h190 #define GCC_PCIE_0_PHY_BCR 6 macro
Dqcom,gcc-sm8150.h218 #define GCC_PCIE_0_PHY_BCR 5 macro
Dqcom,gcc-sm8450.h206 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,gcc-sdm845.h229 #define GCC_PCIE_0_PHY_BCR 24 macro
Dqcom,sm8650-gcc.h213 #define GCC_PCIE_0_PHY_BCR 6 macro
Dqcom,gcc-sm8350.h221 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,gcc-sm8250.h219 #define GCC_PCIE_0_PHY_BCR 7 macro
Dqcom,gcc-msm8998.h282 #define GCC_PCIE_0_PHY_BCR 76 macro
Dqcom,gcc-sc8180x.h258 #define GCC_PCIE_0_PHY_BCR 5 macro
Dqcom,sa8775p-gcc.h272 #define GCC_PCIE_0_PHY_BCR 10 macro
Dqcom,gcc-msm8996.h320 #define GCC_PCIE_0_PHY_BCR 80 macro
Dqcom,gcc-sc8280xp.h406 #define GCC_PCIE_0_PHY_BCR 4 macro
Dqcom,x1e80100-gcc.h403 #define GCC_PCIE_0_PHY_BCR 6 macro
/linux-6.12.1/drivers/clk/qcom/
Dgcc-qdu1000.c2596 [GCC_PCIE_0_PHY_BCR] = { 0x7c000 },
Dgcc-sm4450.c2770 [GCC_PCIE_0_PHY_BCR] = { 0x7c01c },
Dgcc-qcs404.c2777 [GCC_PCIE_0_PHY_BCR] = { 0x3e004 },
Dgcc-sm8450.c3178 [GCC_PCIE_0_PHY_BCR] = { 0x7c01c },

12