Home
last modified time | relevance | path

Searched full:fhctl (Results 1 – 12 of 12) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dmediatek,mt8186-fhctl.yaml4 $id: http://devicetree.org/schemas/clock/mediatek,mt8186-fhctl.yaml#
13 Frequency hopping control (FHCTL) is a piece of hardware that control
20 - mediatek,mt6795-fhctl
21 - mediatek,mt8173-fhctl
22 - mediatek,mt8186-fhctl
23 - mediatek,mt8192-fhctl
24 - mediatek,mt8195-fhctl
30 description: Phandles of the PLL with FHCTL hardware capability.
53 fhctl: fhctl@1000ce00 {
54 compatible = "mediatek,mt8186-fhctl";
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt8186-apmixedsys.c10 #include "clk-fhctl.h"
145 const u8 *fhctl_node = "mediatek,mt8186-fhctl"; in clk_mt8186_apmixed_probe()
Dclk-mt6795-apmixedsys.c10 #include "clk-fhctl.h"
141 const u8 *fhctl_node = "mediatek,mt6795-fhctl"; in clk_mt6795_apmixed_probe()
Dclk-mt8192-apmixedsys.c12 #include "clk-fhctl.h"
156 const u8 *fhctl_node = "mediatek,mt8192-fhctl"; in clk_mt8192_apmixed_probe()
Dclk-mt8173-apmixedsys.c12 #include "clk-fhctl.h"
142 const u8 *fhctl_node = "mediatek,mt8173-fhctl"; in clk_mt8173_apmixed_probe()
Dclk-fhctl.c12 #include "clk-fhctl.h"
144 pr_warn("%s: FHCTL hopping timeout\n", pll->data->name); in hopping_hw_flow()
Dclk-mt8195-apmixedsys.c6 #include "clk-fhctl.h"
175 const u8 *fhctl_node = "mediatek,mt8195-fhctl"; in clk_mt8195_apmixed_probe()
Dclk-pllfh.c16 #include "clk-fhctl.h"
DMakefile3 obj-$(CONFIG_COMMON_CLK_MEDIATEK_FHCTL) += clk-fhctl.o clk-pllfh.o
DKconfig15 bool "clock driver for MediaTek FHCTL hardware control"
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt6795-sony-xperia-m5.dts130 &fhctl {
Dmt6795.dtsi441 fhctl: clock-controller@10209f00 { label
442 compatible = "mediatek,mt6795-fhctl";