Home
last modified time | relevance | path

Searched full:emc_zcal_interval (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/arch/arm/mach-tegra/
Dsleep-tegra30.S31 #define EMC_ZCAL_INTERVAL 0x2e0 macro
568 ldr r1, [r5, #0x4] @ restore EMC_ZCAL_INTERVAL
569 str r1, [r0, #EMC_ZCAL_INTERVAL]
593 .word TEGRA_EMC_BASE + EMC_ZCAL_INTERVAL @0x4
604 .word TEGRA_EMC0_BASE + EMC_ZCAL_INTERVAL @0x4
612 .word TEGRA_EMC1_BASE + EMC_ZCAL_INTERVAL @0x24
620 .word TEGRA124_EMC_BASE + EMC_ZCAL_INTERVAL @0x4
829 str r1, [r0, #EMC_ZCAL_INTERVAL]
/linux-6.12.1/arch/arm/boot/dts/nvidia/
Dtegra30-asus-nexus7-grouper-memory-timings.dtsi410 0x00000000 /* EMC_ZCAL_INTERVAL */
514 0x00000000 /* EMC_ZCAL_INTERVAL */
618 0x00000000 /* EMC_ZCAL_INTERVAL */
722 0x00020000 /* EMC_ZCAL_INTERVAL */
824 0x00020000 /* EMC_ZCAL_INTERVAL */
927 0x00020000 /* EMC_ZCAL_INTERVAL */
1035 0x00000000 /* EMC_ZCAL_INTERVAL */
1139 0x00000000 /* EMC_ZCAL_INTERVAL */
1243 0x00000000 /* EMC_ZCAL_INTERVAL */
1347 0x00020000 /* EMC_ZCAL_INTERVAL */
[all …]
Dtegra30-asus-nexus7-tilapia-memory-timings.dtsi105 0x00020000 /* EMC_ZCAL_INTERVAL */
209 0x00020000 /* EMC_ZCAL_INTERVAL */
312 0x00020000 /* EMC_ZCAL_INTERVAL */
Dtegra30-ouya.dts2748 0x00000000 /* EMC_ZCAL_INTERVAL */
2850 0x00000000 /* EMC_ZCAL_INTERVAL */
2952 0x00000000 /* EMC_ZCAL_INTERVAL */
3054 0x00020000 /* EMC_ZCAL_INTERVAL */
3154 0x00020000 /* EMC_ZCAL_INTERVAL */
3255 0x00020000 /* EMC_ZCAL_INTERVAL */
3361 0x00000000 /* EMC_ZCAL_INTERVAL */
3463 0x00000000 /* EMC_ZCAL_INTERVAL */
3565 0x00000000 /* EMC_ZCAL_INTERVAL */
3667 0x00020000 /* EMC_ZCAL_INTERVAL */
[all …]
/linux-6.12.1/drivers/memory/tegra/
Dtegra124-emc.c147 #define EMC_ZCAL_INTERVAL 0x2e0 macro
467 u32 emc_zcal_interval; member
701 writel(timing->emc_zcal_interval, emc->regs + EMC_ZCAL_INTERVAL); in tegra_emc_prepare_timing_change()
728 if (timing->emc_zcal_interval != 0 && in tegra_emc_prepare_timing_change()
729 last->emc_zcal_interval == 0) in tegra_emc_prepare_timing_change()
801 if (timing->emc_zcal_interval != 0 && last->emc_zcal_interval == 0) { in tegra_emc_prepare_timing_change()
971 EMC_READ_PROP(emc_zcal_interval, "nvidia,emc-zcal-interval") in load_one_timing_from_dt()
Dtegra210-emc-cc-r21021.c791 } else if (offset == EMC_ZCAL_INTERVAL && opt_zcal_en_cc) { in tegra210_emc_r21021_set_clock()
792 value = 0; /* EMC_ZCAL_INTERVAL reset value. */ in tegra210_emc_r21021_set_clock()
988 emc_writel(emc, 0, EMC_ZCAL_INTERVAL); in tegra210_emc_r21021_set_clock()
995 emc_writel(emc, 0, EMC_ZCAL_INTERVAL); in tegra210_emc_r21021_set_clock()
1350 EMC_ZCAL_INTERVAL, 0); in tegra210_emc_r21021_set_clock()
1426 EMC_ZCAL_INTERVAL); in tegra210_emc_r21021_set_clock()
Dtegra30-emc.c104 #define EMC_ZCAL_INTERVAL 0x2e0 macro
319 [80] = EMC_ZCAL_INTERVAL,
566 if (timing->data[80] && !readl_relaxed(emc->regs + EMC_ZCAL_INTERVAL)) in emc_prepare_timing_change()
Dtegra210-emc.h167 #define EMC_ZCAL_INTERVAL 0x2e0 macro
Dtegra210-emc-core.c236 EMC_ZCAL_INTERVAL,
/linux-6.12.1/Documentation/devicetree/bindings/memory-controllers/
Dnvidia,tegra30-emc.yaml198 - description: EMC_ZCAL_INTERVAL
343 0x00020000 /* EMC_ZCAL_INTERVAL */
Dnvidia,tegra124-emc.yaml162 value of the EMC_ZCAL_INTERVAL register for this set of timings