Home
last modified time | relevance | path

Searched full:clk_top_venc_lt_sel (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/media/
Dmediatek,vcodec-encoder.yaml182 clocks = <&topckgen CLK_TOP_VENC_LT_SEL>;
184 assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>;
Dmediatek,vcodec-decoder.yaml180 <&topckgen CLK_TOP_VENC_LT_SEL>,
190 assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>,
/linux-6.12.1/Documentation/devicetree/bindings/soc/mediatek/
Dscpsys.txt69 <&topckgen CLK_TOP_VENC_LT_SEL>;
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi486 <&topckgen CLK_TOP_VENC_LT_SEL>;
1413 <&topckgen CLK_TOP_VENC_LT_SEL>,
1423 assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>,
1526 clocks = <&topckgen CLK_TOP_VENC_LT_SEL>;
1528 assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>;
/linux-6.12.1/include/dt-bindings/clock/
Dmt8173-clk.h115 #define CLK_TOP_VENC_LT_SEL 105 macro
/linux-6.12.1/Documentation/devicetree/bindings/power/
Dmediatek,power-controller.yaml185 <&topckgen CLK_TOP_VENC_LT_SEL>;
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt8173-topckgen.c570 MUX_GATE(CLK_TOP_VENC_LT_SEL, "venclt_sel", venc_lt_parents,