Home
last modified time | relevance | path

Searched full:ccsr (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.12.1/drivers/clk/pxa/
Dclk-pxa27x.c71 * Get the clock frequency as reflected by CCSR and the turbo flag.
105 unsigned long ccsr = readl(clk_regs + CCSR); in pxa27x_is_ppll_disabled() local
107 return ccsr & (1 << CCCR_PPDIS_BIT); in pxa27x_is_ppll_disabled()
207 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_cpll_get_rate() local
213 l = ccsr & CCSR_L_MASK; in clk_pxa27x_cpll_get_rate()
214 n2 = (ccsr & CCSR_N2_MASK) >> CCSR_N2_SHIFT; in clk_pxa27x_cpll_get_rate()
252 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_lcd_base_get_rate() local
255 l = ccsr & CCSR_L_MASK; in clk_pxa27x_lcd_base_get_rate()
256 osc_forced = ccsr & (1 << CCCR_CPDIS_BIT); in clk_pxa27x_lcd_base_get_rate()
274 unsigned long ccsr = readl(clk_regs + CCSR); in clk_pxa27x_lcd_base_get_parent() local
[all …]
Dclk-pxa2xx.h6 #define CCSR (0x000C) /* Core Clock Status Register */ macro
/linux-6.12.1/Documentation/devicetree/bindings/powerpc/fsl/
Decm.txt8 The LAW node represents the region of CCSR space where local access
10 of CCSR space that includes CCSRBAR, ALTCBAR, ALTCAR, BPTR, and some
24 physical address offset and length of the CCSR space
37 The E500 LAW node represents the region of CCSR space where ECM config
39 of CCSR space.
53 physical address offset and length of the CCSR space
Dmcm.txt8 The LAW node represents the region of CCSR space where local access
10 of CCSR space that includes CCSRBAR, ALTCBAR, ALTCAR, BPTR, and some
24 physical address offset and length of the CCSR space
37 The MPX LAW node represents the region of CCSR space where MCM config
39 of CCSR space.
53 physical address offset and length of the CCSR space
Dinterlaken-lac.txt43 those LAC CCSR registers not protected in partitioned
61 Definition: Points to the non-protected LAC CCSR mapped register space
Dmsi-pic.txt83 Normally, PCI devices have access to all of CCSR via an ATMU mapping. The
Dpamu.txt32 A standard property. It represents the CCSR registers of
Dmpic.txt27 CCSR address space.
/linux-6.12.1/arch/powerpc/sysdev/
Dfsl_rio.c396 static inline void fsl_rio_info(struct device *dev, u32 ccsr) in fsl_rio_info() argument
399 if (ccsr & 1) { in fsl_rio_info()
401 switch (ccsr >> 30) { in fsl_rio_info()
414 switch ((ccsr >> 27) & 7) { in fsl_rio_info()
431 if (!(ccsr & 0x80000000)) in fsl_rio_info()
433 if (!(ccsr & 0x08000000)) in fsl_rio_info()
455 u32 ccsr; in fsl_rio_setup() local
625 ccsr = in_be32(priv->regs_win + RIO_CCSR + i*0x20); in fsl_rio_setup()
652 fsl_rio_info(&dev->dev, ccsr); in fsl_rio_setup()
Dfsl_msi.h34 u32 msiir_offset; /* Offset of MSIIR, relative to start of CCSR */
/linux-6.12.1/Documentation/devicetree/bindings/soc/fsl/
Dfsl,bman.yaml16 This binding covers the CCSR space programming model
31 Registers region within the CCSR address space
Dfsl,qman.yaml18 CCSR space programming model
32 Registers region within the CCSR address space
/linux-6.12.1/arch/powerpc/boot/dts/fsl/
Db4420si-pre.dtsi46 ccsr = &soc;
Dt102xsi-pre.dtsi45 ccsr = &soc;
Db4860si-pre.dtsi46 ccsr = &soc;
Dp5020si-pre.dtsi46 ccsr = &soc;
Dt104xsi-pre.dtsi45 ccsr = &soc;
Dt208xsi-pre.dtsi45 ccsr = &soc;
Dp3041si-pre.dtsi46 ccsr = &soc;
Dp2041si-pre.dtsi46 ccsr = &soc;
Dp5040si-pre.dtsi46 ccsr = &soc;
Dp4080si-pre.dtsi46 ccsr = &soc;
Dt4240si-pre.dtsi46 ccsr = &soc;
/linux-6.12.1/drivers/iommu/
Dfsl_pamu.h21 /* PAMU CCSR space */
25 /* PAMU_OFFSET to the next pamu space in ccsr */
/linux-6.12.1/arch/arm/mach-pxa/
Dpxa2xx-regs.h135 #define CCSR io_p2v(0x4130000C) /* Core Clock Status Register */ macro

12