| /linux-6.12.1/arch/sparc/kernel/ |
| D | pci_sun4v.c | 80 return iommu->atu && mask > DMA_BIT_MASK(32); in iommu_use_atu()
119 iotsb_num = pbm->iommu->atu->iotsb->iotsb_num; in iommu_batch_flush()
127 pr_err_ratelimited("%s: ATU map of [%08lx:%lx:%llx:%lx:%lx] failed with status %ld\n", in iommu_batch_flush()
218 tbl = &iommu->atu->tbl; in dma_4v_alloc_coherent()
328 struct atu *atu; in dma_4v_free_coherent() local
337 atu = iommu->atu; in dma_4v_free_coherent()
344 tbl = &atu->tbl; in dma_4v_free_coherent()
345 iotsb_num = atu->iotsb->iotsb_num; in dma_4v_free_coherent()
361 struct atu *atu; in dma_4v_map_page() local
371 atu = iommu->atu; in dma_4v_map_page()
[all …]
|
| /linux-6.12.1/drivers/pci/controller/dwc/ |
| D | pcie-designware-host.c | 589 struct dw_pcie_ob_atu_cfg atu = { 0 }; in dw_pcie_other_conf_map_bus() local
612 atu.type = type; in dw_pcie_other_conf_map_bus()
613 atu.cpu_addr = pp->cfg0_base; in dw_pcie_other_conf_map_bus()
614 atu.pci_addr = busdev; in dw_pcie_other_conf_map_bus()
615 atu.size = pp->cfg0_size; in dw_pcie_other_conf_map_bus()
617 ret = dw_pcie_prog_outbound_atu(pci, &atu); in dw_pcie_other_conf_map_bus()
629 struct dw_pcie_ob_atu_cfg atu = { 0 }; in dw_pcie_rd_other_conf() local
637 atu.type = PCIE_ATU_TYPE_IO; in dw_pcie_rd_other_conf()
638 atu.cpu_addr = pp->io_base; in dw_pcie_rd_other_conf()
639 atu.pci_addr = pp->io_bus_addr; in dw_pcie_rd_other_conf()
[all …]
|
| D | pcie-designware.c | 132 res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "atu"); in dw_pcie_get_resources()
395 dev_err(pci->dev, "Read ATU address failed\n"); in dw_pcie_readl_atu()
415 dev_err(pci->dev, "Write ATU address failed\n"); in dw_pcie_writel_atu()
433 * bit in the Control register-1 of the ATU outbound region acts in dw_pcie_enable_ecrc()
441 * registers, the transactions going through ATU won't have TLP in dw_pcie_enable_ecrc()
471 const struct dw_pcie_ob_atu_cfg *atu) in dw_pcie_prog_outbound_atu() argument
473 u64 cpu_addr = atu->cpu_addr; in dw_pcie_prog_outbound_atu()
480 limit_addr = cpu_addr + atu->size - 1; in dw_pcie_prog_outbound_atu()
484 !IS_ALIGNED(atu->pci_addr, pci->region_align) || !atu->size) { in dw_pcie_prog_outbound_atu()
488 dw_pcie_writel_atu_ob(pci, atu->index, PCIE_ATU_LOWER_BASE, in dw_pcie_prog_outbound_atu()
[all …]
|
| D | pcie-designware-ep.c | 165 struct dw_pcie_ob_atu_cfg *atu) in dw_pcie_ep_outbound_atu() argument
177 atu->index = free_win; in dw_pcie_ep_outbound_atu()
178 ret = dw_pcie_prog_outbound_atu(pci, atu); in dw_pcie_ep_outbound_atu()
183 ep->outbound_addr[free_win] = atu->cpu_addr; in dw_pcie_ep_outbound_atu()
293 struct dw_pcie_ob_atu_cfg atu = { 0 }; in dw_pcie_ep_map_addr() local
295 atu.func_no = func_no; in dw_pcie_ep_map_addr()
296 atu.type = PCIE_ATU_TYPE_MEM; in dw_pcie_ep_map_addr()
297 atu.cpu_addr = addr; in dw_pcie_ep_map_addr()
298 atu.pci_addr = pci_addr; in dw_pcie_ep_map_addr()
299 atu.size = size; in dw_pcie_ep_map_addr()
[all …]
|
| /linux-6.12.1/drivers/net/dsa/mv88e6xxx/ |
| D | global1_atu.c | 3 * Marvell 88E6xxx Address Translation Unit (ATU) support
18 /* Offset 0x01: ATU FID Register */
25 /* Offset 0x0A: ATU Control Register */
110 /* Offset 0x0B: ATU Operation Register */
144 /* ATU DBNum[7:4] are located in ATU Control 15:12 */ in mv88e6xxx_g1_atu_op()
156 /* ATU DBNum[5:4] are located in ATU Operation 9:8 */ in mv88e6xxx_g1_atu_op()
160 /* ATU DBNum[3:0] are located in ATU Operation 3:0 */ in mv88e6xxx_g1_atu_op()
192 /* ATU DBNum[7:4] are located in ATU Control 15:12 */ in mv88e6xxx_g1_atu_fid_read()
200 /* ATU DBNum[5:4] are located in ATU Operation 9:8 */ in mv88e6xxx_g1_atu_fid_read()
204 /* ATU DBNum[3:0] are located in ATU Operation 3:0 */ in mv88e6xxx_g1_atu_fid_read()
[all …]
|
| D | global1.h | 44 /* Offset 0x01: ATU FID Register */
112 /* Offset 0x0A: ATU Control Register */
117 /* Offset 0x0B: ATU Operation Register */
134 /* Offset 0x0C: ATU Data Register */
166 /* Offset 0x0D: ATU MAC Address Register Bytes 0 & 1
167 * Offset 0x0E: ATU MAC Address Register Bytes 2 & 3
168 * Offset 0x0F: ATU MAC Address Register Bytes 4 & 5
|
| D | devlink.c | 112 dev_err(chip->dev, "failed to set ATU stats kind/bin\n"); in mv88e6xxx_devlink_atu_bin_get()
118 dev_err(chip->dev, "failed to perform ATU get next\n"); in mv88e6xxx_devlink_atu_bin_get()
124 dev_err(chip->dev, "failed to get ATU stats\n"); in mv88e6xxx_devlink_atu_bin_get()
187 err = dsa_devlink_resource_register(ds, "ATU", in mv88e6xxx_setup_devlink_resources()
304 /* The ATU entry varies between mv88e6xxx chipset generations. Define
676 .name = "atu",
|
| /linux-6.12.1/arch/sparc/include/asm/ |
| D | iommu_64.h | 30 /* Data structures for SPARC ATU architecture */
46 struct atu { struct
57 struct atu *atu; argument
|
| /linux-6.12.1/Documentation/devicetree/bindings/pci/ |
| D | fsl,imx6q-pcie-ep.yaml | 75 - const: atu
90 - const: atu
138 reg-names = "dbi", "addr_space", "dbi2", "atu";
|
| D | qcom,pcie-sa8775p.yaml | 30 - const: atu # ATU address space
97 reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
|
| D | qcom,pcie-sm8350.yaml | 31 - const: atu # ATU address space
97 reg-names = "parf", "dbi", "elbi", "atu", "config";
|
| D | qcom,pcie-sc8180x.yaml | 31 - const: atu # ATU address space
97 "atu",
|
| D | qcom,pcie-sm8150.yaml | 31 - const: atu # ATU address space
95 reg-names = "parf", "dbi", "elbi", "atu", "config";
|
| D | qcom,pcie-sm8550.yaml | 36 - const: atu # ATU address space
104 reg-names = "parf", "dbi", "elbi", "atu", "config";
|
| D | qcom,pcie-x1e80100.yaml | 30 - const: atu # ATU address space
97 reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
|
| D | qcom,pcie-sm8250.yaml | 31 - const: atu # ATU address space
108 reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
|
| D | qcom,pcie-sc7280.yaml | 31 - const: atu # ATU address space
100 reg-names = "parf", "dbi", "elbi", "atu", "config";
|
| D | qcom,pcie-sc8280xp.yaml | 33 - const: atu # ATU address space
113 reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
|
| D | intel,keembay-pcie-ep.yaml | 24 - const: atu
62 reg-names = "dbi", "dbi2", "atu", "addr_space", "apb";
|
| D | qcom,pcie-sm8450.yaml | 33 - const: atu # ATU address space
108 reg-names = "parf", "dbi", "elbi", "atu", "config";
|
| D | ti,am65-pci-ep.yaml | 29 - const: atu
70 reg-names = "app", "dbics", "addr_space", "atu";
|
| D | qcom,pcie-ep.yaml | 29 - description: Address Translation Unit (ATU) registers
40 - const: atu
253 reg-names = "parf", "dbi", "elbi", "atu", "addr_space",
|
| D | host-generic-pci.yaml | 68 DesignWare PCIe controller in RC mode with static ATU window mappings
72 is there any reason for the driver to reconfigure ATU windows for
75 In cases where the IP was synthesized with a minimum ATU window size
|
| D | intel,keembay-pcie.yaml | 32 - const: atu
83 reg-names = "dbi", "atu", "config", "apb";
|
| D | rcar-gen4-pci-ep.yaml | 32 - const: atu
104 reg-names = "dbi", "dbi2", "atu", "dma", "app", "phy", "addr_space";
|