/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/ |
D | nvidia,tegra20-pinmux.yaml | 35 enum: [ ata, atb, atc, atd, ate, cdev1, cdev2, crtp, csus, dap1, 102 atb { 103 nvidia,pins = "atb", "gma", "gme";
|
/linux-6.12.1/Documentation/devicetree/bindings/arm/ |
D | qcom,coresight-tpda.yaml | 14 master ATB interface. Performing an arbitrated ATB interleaving (funneling)
|
D | arm,coresight-tmc.yaml | 100 description: AXI or ATB Master output connection. Used for ETR
|
D | qcom,coresight-tpdm.yaml | 15 domain and transfers it to the data collection time domain, generally ATB
|
/linux-6.12.1/arch/arm/boot/dts/nvidia/ |
D | tegra20-trimslice.dts | 49 atb { 50 nvidia,pins = "atb", "gma"; 212 nvidia,pins = "atb", "cdev1", "cdev2", "dap1",
|
D | tegra20-tamonten.dtsi | 42 atb { 43 nvidia,pins = "atb", "gma", "gme"; 185 nvidia,pins = "ata", "atb", "atc", "atd", "ate",
|
D | tegra20-paz00.dts | 64 atb { 65 nvidia,pins = "atb", "gma", "gme"; 201 nvidia,pins = "ata", "atb", "atc", "atd", "ate",
|
D | tegra20-ventana.dts | 58 atb { 59 nvidia,pins = "atb", "gma", "gme"; 208 nvidia,pins = "ata", "atb", "atc", "atd",
|
D | tegra20-harmony.dts | 56 atb { 57 nvidia,pins = "atb", "gma", "gme"; 203 nvidia,pins = "ata", "atb", "atc", "atd", "ate",
|
D | tegra20-seaboard.dts | 56 atb { 57 nvidia,pins = "atb", "gma", "gme"; 206 nvidia,pins = "ata", "atb", "atc", "atd",
|
D | tegra20-asus-tf101.dts | 109 atb { 110 nvidia,pins = "atb", "gma", "gme"; 299 nvidia,pins = "ata", "atb", "atc", "atd",
|
D | tegra20-acer-a500-picasso.dts | 99 atb { 100 nvidia,pins = "atb", "gma", "gme"; 249 nvidia,pins = "ata", "atb", "atc", "atd",
|
/linux-6.12.1/arch/powerpc/boot/dts/fsl/ |
D | e500v1_power_isa.dtsi | 40 power-isa-atb; // Alternate Time Base
|
D | e500v2_power_isa.dtsi | 40 power-isa-atb; // Alternate Time Base
|
D | e500mc_power_isa.dtsi | 40 power-isa-atb; // Alternate Time Base
|
D | e5500_power_isa.dtsi | 40 power-isa-atb; // Alternate Time Base
|
D | e6500_power_isa.dtsi | 40 power-isa-atb; // Alternate Time Base
|
/linux-6.12.1/kernel/rcu/ |
D | tree_stall.h | 852 bool atb = false; in rcu_check_boost_fail() local 863 atb = true; in rcu_check_boost_fail() 870 atb = true; in rcu_check_boost_fail() 887 return atb; in rcu_check_boost_fail()
|
/linux-6.12.1/Documentation/trace/coresight/ |
D | coresight.rst | 24 flows through the coresight system (via ATB bus) using links that are connecting 60 ****************** AMBA Advanced Trace Bus (ATB) ****************** 84 all trace data are carried out-of-band on the ATB bus. The CTM provides
|
/linux-6.12.1/drivers/clk/samsung/ |
D | clk-cpu.c | 245 * In Exynos4210, ATB clock parent is also mout_core. So in exynos_cpuclk_pre_rate_change() 246 * ATB clock also needs to be mantained at safe speed. in exynos_cpuclk_pre_rate_change()
|
/linux-6.12.1/drivers/hwtracing/coresight/ |
D | coresight-replicator.c | 165 /* disable the flow of ATB data through port */ in dynamic_replicator_disable()
|
/linux-6.12.1/arch/xtensa/variants/test_kc705_be/include/variant/ |
D | core.h | 540 #define XCHAL_TRAX_ATB_WIDTH 0 /* ATB width (bits), 0=no ATB */
|
/linux-6.12.1/arch/xtensa/variants/test_kc705_hifi/include/variant/ |
D | core.h | 497 #define XCHAL_TRAX_ATB_WIDTH 0 /* ATB width (bits), 0=no ATB */
|
/linux-6.12.1/arch/xtensa/variants/csp/include/variant/ |
D | core.h | 540 #define XCHAL_TRAX_ATB_WIDTH 0 /* ATB width (bits), 0=no ATB */
|
/linux-6.12.1/drivers/soc/samsung/ |
D | exynos5420-pmu.c | 237 * If L2_COMMON is turned off, clocks related to ATB async in exynos5420_pmu_init()
|