Home
last modified time | relevance | path

Searched +full:55 +full:mhz (Results 1 – 25 of 206) sorted by relevance

123456789

/linux-6.12.1/arch/arm/mach-omap2/
Dopp2xxx.h123 /* 2420-PRCM III 532MHz core */
124 #define RIII_CLKSEL_L3 (4 << 0) /* 133MHz */
125 #define RIII_CLKSEL_L4 (2 << 5) /* 66.5MHz */
126 #define RIII_CLKSEL_USB (4 << 25) /* 33.25MHz */
131 #define RIII_CLKSEL_MPU (2 << 0) /* 266MHz */
133 #define RIII_CLKSEL_DSP (3 << 0) /* c5x - 177.3MHz */
134 #define RIII_CLKSEL_DSP_IF (2 << 5) /* c5x - 88.67MHz */
136 #define RIII_CLKSEL_IVA (6 << 8) /* iva1 - 88.67MHz */
141 #define RIII_CLKSEL_GFX (2 << 0) /* 66.5MHz */
144 /* 2420-PRCM II 600MHz core */
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/media/spi/
Dsony-cxd2880.txt6 - spi-max-frequency: Maximum bus speed, should be set to <55000000> (55MHz).
17 spi-max-frequency = <55000000>; /* 55MHz */
/linux-6.12.1/drivers/media/tuners/
Dqt1010_priv.h22 07 2b set frequency: 32 MHz scale, n*32 MHz
24 09 10 ? changes every 8/24 MHz; values 1d/1c
25 0a 08 set frequency: 4 MHz scale, n*4 MHz
26 0b 41 ? changes every 2/2 MHz; values 45/45
55 28 55 ?
70 #define QT1010_MIN_FREQ (48 * MHz)
71 #define QT1010_MAX_FREQ (860 * MHz)
72 #define QT1010_OFFSET (1246 * MHz)
/linux-6.12.1/drivers/media/dvb-frontends/
Dmxl692_defs.h295 MXL_EAGLE_OOB_DEMOD_SYMB_RATE_0_772MHZ, /* ANSI/SCTE 55-2 0.772 MHz */
296 MXL_EAGLE_OOB_DEMOD_SYMB_RATE_1_024MHZ, /* ANSI/SCTE 55-1 1.024 MHz */
297 MXL_EAGLE_OOB_DEMOD_SYMB_RATE_1_544MHZ, /* ANSI/SCTE 55-2 1.544 MHz */
Dmxl5xx_defs.h88 MXL_HYDRA_TUNER_ACTIVATE_CMD = 55,
396 MXL_HYDRA_STEP_SIZE_24_XTAL_102_05KHZ, /* 102.05 KHz for 24 MHz XTAL */
397 MXL_HYDRA_STEP_SIZE_24_XTAL_204_10KHZ, /* 204.10 KHz for 24 MHz XTAL */
398 MXL_HYDRA_STEP_SIZE_24_XTAL_306_15KHZ, /* 306.15 KHz for 24 MHz XTAL */
399 MXL_HYDRA_STEP_SIZE_24_XTAL_408_20KHZ, /* 408.20 KHz for 24 MHz XTAL */
401 MXL_HYDRA_STEP_SIZE_27_XTAL_102_05KHZ, /* 102.05 KHz for 27 MHz XTAL */
402 MXL_HYDRA_STEP_SIZE_27_XTAL_204_35KHZ, /* 204.35 KHz for 27 MHz XTAL */
403 MXL_HYDRA_STEP_SIZE_27_XTAL_306_52KHZ, /* 306.52 KHz for 27 MHz XTAL */
404 MXL_HYDRA_STEP_SIZE_27_XTAL_408_69KHZ, /* 408.69 KHz for 27 MHz XTAL */
433 MXL_HYDRA_SEARCH_MAX_OFFSET = 0, /* DMD searches for max freq offset (i.e. 5MHz) */
[all …]
/linux-6.12.1/arch/powerpc/boot/dts/
Dac14xx.dts26 timebase-frequency = <40000000>; /* 40 MHz (csb/4) */
27 bus-frequency = <160000000>; /* 160 MHz csb bus */
28 clock-frequency = <400000000>; /* 400 MHz ppc core */
145 bus-frequency = <80000000>; /* 80 MHz ips bus */
214 at24@55 {
262 54 30 31 38 30 30 33 44 4D 55 0A 0A 00 00 00 10
Dcurrituck.dts35 timebase-frequency = <100000000>; // 100Mhz
49 timebase-frequency = <100000000>; // 100Mhz
82 clock-frequency = <200000000>; // 200Mhz
232 0x0 0x0 0x0 0x2 &MPIC 55 0x2 /* int B */
/linux-6.12.1/drivers/net/wireless/intel/iwlwifi/fw/api/
Drs.h14 * bandwidths <= 80MHz
16 * @IWL_TLC_MNG_CFG_FLAGS_HE_STBC_160MHZ_MSK: enable STBC in HE at 160MHz
37 * @IWL_TLC_MNG_CH_WIDTH_20MHZ: 20MHZ channel
38 * @IWL_TLC_MNG_CH_WIDTH_40MHZ: 40MHZ channel
39 * @IWL_TLC_MNG_CH_WIDTH_80MHZ: 80MHZ channel
40 * @IWL_TLC_MNG_CH_WIDTH_160MHZ: 160MHZ channel
41 * @IWL_TLC_MNG_CH_WIDTH_320MHZ: 320MHZ channel
122 * @IWL_TLC_MCS_PER_BW_160: mcs for bw - 160Mhz
123 * @IWL_TLC_MCS_PER_BW_320: mcs for bw - 320Mhz
146 * <nss, channel-width> pair (0 - 80mhz width and below, 1 - 160mhz).
[all …]
/linux-6.12.1/drivers/ata/
Dpata_hpt37x.c146 55,
595 * @freq: Reported frequency in MHz
598 * and 3 for 66Mhz)
604 return 0; /* 33Mhz slot */ in hpt37x_clock_slot()
606 return 1; /* 40Mhz slot */ in hpt37x_clock_slot()
607 if (freq < 55) in hpt37x_clock_slot()
608 return 2; /* 50Mhz slot */ in hpt37x_clock_slot()
609 return 3; /* 60Mhz slot */ in hpt37x_clock_slot()
688 freq = (fcnt * base) / 192; /* in MHz */ in hpt37x_pci_clock()
695 if (freq < 55) in hpt37x_pci_clock()
[all …]
/linux-6.12.1/drivers/gpu/drm/bridge/imx/
Dimx93-mipi-dsi.c73 #define MHZ(x) ((x) * 1000000UL) macro
75 #define REF_CLK_RATE_MAX MHZ(64)
76 #define REF_CLK_RATE_MIN MHZ(2)
77 #define FOUT_MAX MHZ(1250)
78 #define FOUT_MIN MHZ(40)
79 #define FVCO_DIV_FACTOR MHZ(80)
123 { 55, 0x3f, 0x0d },
249 /* limitation: 2MHz <= Fin / N <= 8MHz */ in dphy_pll_get_configure_from_opts()
250 min_n = DIV_ROUND_UP_ULL((u64)fin, MHZ(8)); in dphy_pll_get_configure_from_opts()
251 max_n = DIV_ROUND_DOWN_ULL((u64)fin, MHZ(2)); in dphy_pll_get_configure_from_opts()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dst,stm32mp25-rcc.yaml36 - description: CK_SCMI_HSE High Speed External oscillator (8 to 48 MHz)
37 - description: CK_SCMI_HSI High Speed Internal oscillator (~ 64 MHz)
38 - description: CK_SCMI_MSI Low Power Internal oscillator (~ 4 MHz or ~ 16 MHz)
98 - description: CK_SCMI_FLEXGEN_55 flexgen clock 55
Dst,nomadik.txt18 i.e. the driver output for the main (~19.2 MHz) chrystal,
96 (55 RESERVED)
/linux-6.12.1/Documentation/devicetree/bindings/mmc/
Dmarvell,xenon-sdhci.yaml126 Only available when bus frequency lower than 55MHz in SDR mode.
229 interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
271 interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
/linux-6.12.1/drivers/net/wireless/ath/wcn36xx/
Dtxrx.c51 { 55, 2, RX_ENC_LEGACY, 0, RATE_INFO_BW_20 },
57 { 55, 2, RX_ENC_LEGACY, RX_ENC_FLAG_SHORTPRE, RATE_INFO_BW_20 },
134 /* 11ac 20 MHz 800ns GI MCS 0-8 */
156 /* 11ac 20 MHz 400ns SGI MCS 6-8 */
166 /* 11ac 40 MHz 800ns GI MCS 0-9 */
187 /* 11ac 40 MHz 400ns SGI MCS 5-7 */
195 /* 11ac 40 MHz 400ns SGI MCS 5-7 */
202 /* 11ac 80 MHz 800ns GI MCS 0-7 */
215 /* 11ac 80 MHz 800 ns GI MCS 8-9 */
228 /* 11ac 80 MHz 400 ns SGI MCS 6-7 */
[all …]
/linux-6.12.1/arch/arm/boot/dts/ti/omap/
Dam3517.dtsi34 * AM3517 TRM only lists 600MHz @ 1.2V, but omap36xx
35 * appear to operate at 300MHz as well. Since AM3517 only
121 dmas = <&sdma 55 &sdma 54>;
/linux-6.12.1/drivers/usb/dwc3/
Ddwc3-octeon.c49 * [55:53] = modules -1
52 # define USBDRD_UCTL_CTL_SSC_REF_CLK_SEL GENMASK_ULL(55, 47)
54 * 0x19 = 100MHz on DLMC_REF_CLK* if REF_CLK_SEL = 0x0 or 0x1
55 * 0x28 = 125MHz on DLMC_REF_CLK* if REF_CLK_SEL = 0x0 or 0x1
56 * 0x32 = 50MHz on DLMC_REF_CLK* if REF_CLK_SEL = 0x0 or 0x1
68 * 0x1 = DLMC_REF_CLK* is 125MHz
/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
Dsmu13_driver_if_aldebaran.h93 #define FEATURE_SPARE_55_BIT 55
331 uint16_t GfxclkFmax; // In MHz
332 uint16_t GfxclkFmin; // In MHz
333 uint16_t GfxclkFidle; // In MHz
334 uint16_t GfxclkFinit; // In MHz
341 uint16_t GFX_Guardband_Freq[8]; // MHz [unsigned]
346 uint16_t SOC_Guardband_Freq[8]; // MHz [unsigned]
Dsmu11_driver_if_arcturus.h115 #define FEATURE_SPARE_55_BIT 55
515 uint16_t FreqTableGfx [NUM_GFXCLK_DPM_LEVELS ]; // In MHz
516 uint16_t FreqTableVclk [NUM_VCLK_DPM_LEVELS ]; // In MHz
517 uint16_t FreqTableDclk [NUM_DCLK_DPM_LEVELS ]; // In MHz
518 uint16_t FreqTableSocclk [NUM_SOCCLK_DPM_LEVELS ]; // In MHz
519 uint16_t FreqTableUclk [NUM_UCLK_DPM_LEVELS ]; // In MHz
520 uint16_t FreqTableFclk [NUM_FCLK_DPM_LEVELS ]; // In MHz
525 uint16_t Mp0clkFreq [NUM_MP0CLK_DPM_LEVELS]; // in MHz
529 uint16_t GfxclkFidle; // In MHz
532 uint16_t GfxclkDsMaxFreq; // In MHz
[all …]
/linux-6.12.1/Documentation/fb/
Dintel810.rst23 - Intel 815 Internal graphics only, 100Mhz FSB
191 append="video=i810fb:vram:2,xres:1024,yres:768,bpp:8,hsync1:30,hsync2:55, \
219 modprobe i810fb vram=2 xres=1024 bpp=8 hsync1=30 hsync2=55 vsync1=50 \
224 options i810fb vram=2 xres=1024 bpp=16 hsync1=30 hsync2=55 vsync1=50 \
/linux-6.12.1/drivers/net/wireless/mediatek/mt7601u/
Dinitvals_phy.h29 RF_REG_PAIR(0, 13, 0x00), /* 40mhz xtal */
30 /* RF_REG_PAIR(0, 13, 0x13), */ /* 20mhz xtal */
124 RF_REG_PAIR(4, 55, 0xa7),
186 RF_REG_PAIR(5, 55, 0x00),
/linux-6.12.1/scripts/
Dextract_xc3028.pl590 # Firmware 48, type: SCODE FW HAS IF (0x60000000), IF = 3.28 MHz id: (0000000000000000), size: 192
600 # Firmware 49, type: SCODE FW HAS IF (0x60000000), IF = 3.30 MHz id: (0000000000000000), size: 192
610 # Firmware 50, type: SCODE FW HAS IF (0x60000000), IF = 3.44 MHz id: (0000000000000000), size: 192
620 # Firmware 51, type: SCODE FW HAS IF (0x60000000), IF = 3.46 MHz id: (0000000000000000), size: 192
630 …# Firmware 52, type: SCODE FW DTV6 ATSC OREN36 HAS IF (0x60210020), IF = 3.80 MHz id: (0000000000…
640 # Firmware 53, type: SCODE FW HAS IF (0x60000000), IF = 4.00 MHz id: (0000000000000000), size: 192
650 …# Firmware 54, type: SCODE FW DTV6 ATSC TOYOTA388 HAS IF (0x60410020), IF = 4.08 MHz id: (0000000…
660 # Firmware 55, type: SCODE FW HAS IF (0x60000000), IF = 4.20 MHz id: (0000000000000000), size: 192
670 …# Firmware 56, type: SCODE FW MONO HAS IF (0x60008000), IF = 4.32 MHz id: NTSC/M Kr (000000000000…
680 # Firmware 57, type: SCODE FW HAS IF (0x60000000), IF = 4.45 MHz id: (0000000000000000), size: 192
[all …]
/linux-6.12.1/drivers/net/wireless/intel/iwlwifi/mvm/
Dlink.c468 RSSI_TO_GRADE_LINE(-55, -58, 2868),
469 RSSI_TO_GRADE_LINE(-46, -55, 3098),
490 int mhz = nl80211_chan_width_to_mhz(chan_width); in iwl_mvm_get_puncturing_factor() local
493 if (WARN_ONCE(mhz < 20 || mhz > 320, in iwl_mvm_get_puncturing_factor()
494 "Invalid channel width : (%d)\n", mhz)) in iwl_mvm_get_puncturing_factor()
498 if (mhz < 80) in iwl_mvm_get_puncturing_factor()
502 n_subchannels = mhz / 20; in iwl_mvm_get_puncturing_factor()
678 .low = IWL_MVM_LOW_RSSI_THRESH_##_bw##MHZ, \
679 .high = IWL_MVM_HIGH_RSSI_THRESH_##_bw##MHZ \
691 /* 320 MHz has the same thresholds as 20 MHz */ in iwl_mvm_get_esr_rssi_thresh()
[all …]
/linux-6.12.1/drivers/media/dvb-frontends/drx39xyj/
Ddrx_driver.h145 #define TUNER_MODE_6MHZ 0x1000 /* for 6MHz bandwidth channels */
146 #define TUNER_MODE_7MHZ 0x2000 /* for 7MHz bandwidth channels */
147 #define TUNER_MODE_8MHZ 0x4000 /* for 8MHz bandwidth channels */
515 DRX_BANDWIDTH_8MHZ = 0, /*< Bandwidth 8 MHz. */
516 DRX_BANDWIDTH_7MHZ, /*< Bandwidth 7 MHz. */
517 DRX_BANDWIDTH_6MHZ, /*< Bandwidth 6 MHz. */
874 * Based on ANSI 55-1 and 55-2
878 /*< ANSI 55-1 */
880 /*< ANSI 55-2 A */
882 /*< ANSI 55-2 B */
[all …]
/linux-6.12.1/arch/arm/boot/dts/nxp/imx/
Dimx6ul-isiot.dtsi29 50 51 52 53 54 55 56 57 58 59
349 pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp {
360 pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp {
/linux-6.12.1/drivers/gpu/drm/renesas/rcar-du/
Drcar_mipi_dsi.c31 #define MHZ(v) ((u32)((v) * 1000000U)) macro
102 { MHZ(80), 0x00 }, { MHZ(90), 0x10 }, { MHZ(100), 0x20 },
103 { MHZ(110), 0x30 }, { MHZ(120), 0x01 }, { MHZ(130), 0x11 },
104 { MHZ(140), 0x21 }, { MHZ(150), 0x31 }, { MHZ(160), 0x02 },
105 { MHZ(170), 0x12 }, { MHZ(180), 0x22 }, { MHZ(190), 0x32 },
106 { MHZ(205), 0x03 }, { MHZ(220), 0x13 }, { MHZ(235), 0x23 },
107 { MHZ(250), 0x33 }, { MHZ(275), 0x04 }, { MHZ(300), 0x14 },
108 { MHZ(325), 0x25 }, { MHZ(350), 0x35 }, { MHZ(400), 0x05 },
109 { MHZ(450), 0x16 }, { MHZ(500), 0x26 }, { MHZ(550), 0x37 },
110 { MHZ(600), 0x07 }, { MHZ(650), 0x18 }, { MHZ(700), 0x28 },
[all …]

123456789