Home
last modified time | relevance | path

Searched full:456 (Results 1 – 25 of 121) sorted by relevance

12345

/linux-6.12.1/tools/testing/selftests/bpf/prog_tests/
Dsubprogs_extable.c8 const int read_sz = 456; in test_subprogs_extable()
Dmodule_attach.c38 const int READ_SZ = 456; in test_module_attach()
/linux-6.12.1/drivers/media/platform/verisilicon/
Drockchip_av1_filmgrain.c21 -456, -136, 56, 120, -408, -116, 436, 504, -232, 328, 844,
104 -456, 888, 8, 552, -156, -292, 948, 288, 128, -716, -292,
106 -44, 1284, 496, 192, 464, 312, -76, -516, -380, -456, -1012,
155 1000, -456, -184, -276, 292, -296, 156, 676, 320, 160, 908,
164 28, -676, -12, 828, 980, 456, 520, 104, -104, 256, -344,
175 -820, 148, 1112, 128, 164, 456, 700, -924, 144, -668, -384,
/linux-6.12.1/drivers/gpu/drm/tidss/
Dtidss_scale_coefs.c79 .c0 = { 456, 450, 444, 428, 412, 388, 364, 334, 304, },
85 .c0 = { 512, 506, 500, 478, 456, 424, 392, 352, 312, },
140 .c0 = { 464, 456, 448, 424, 400, 366, 332, 166, 256, },
/linux-6.12.1/include/dt-bindings/clock/
Drk3036-cru.h85 #define HCLK_SDMMC 456
Drk3188-cru-common.h116 #define HCLK_I2S2 456
Drk3228-cru.h126 #define HCLK_SDMMC 456
Drk3128-cru.h129 #define HCLK_SDMMC 456
Dexynos4.h235 #define CLK_DIV_ACP 456
Drk3368-cru.h163 #define HCLK_SDMMC 456
Drk3288-cru.h174 #define HCLK_SDMMC 456
/linux-6.12.1/Documentation/hwmon/
Dina3221.rst43 in[456]_input Shunt voltage(uV) for channels 1, 2, and 3 respectively
/linux-6.12.1/drivers/accel/habanalabs/include/goya/
Dgoya_async_events.h183 GOYA_ASYNC_EVENT_ID_DMA1_CH = 456,
/linux-6.12.1/include/uapi/linux/
Dvbox_err.h122 #define VERR_NET_ALREADY_CONNECTED (-456)
Drxrpc.h98 #define RXGEN_SS_XDRFREE -456
/linux-6.12.1/include/dt-bindings/gce/
Dmt8192-gce.h322 #define CMDQ_EVENT_DISP_OVL2_2L_RST_DONE_ENG_EVENT 456
/linux-6.12.1/drivers/clk/tegra/
Dclk-tegra20.c253 /* 456 MHz */
254 { 12000000, 456000000, 456, 12, 1, 12 },
255 { 13000000, 456000000, 456, 13, 1, 12 },
257 { 26000000, 456000000, 456, 26, 1, 12 },
/linux-6.12.1/drivers/ata/
Dahci_da850.c123 * we increased the PLL0 frequency to 456MHz from the default 300MHz. in ahci_da850_hardreset()
/linux-6.12.1/Documentation/admin-guide/LSM/
DSafeSetID.rst104 using literal numbers, and ending with a newline character such as '123:456\n'.
/linux-6.12.1/tools/perf/arch/mips/entry/syscalls/
Dsyscall_n64.tbl373 456 n64 futex_requeue sys_futex_requeue
/linux-6.12.1/arch/mips/kernel/syscalls/
Dsyscall_n64.tbl373 456 n64 futex_requeue sys_futex_requeue
Dsyscall_n32.tbl397 456 n32 futex_requeue sys_futex_requeue
/linux-6.12.1/Documentation/devicetree/bindings/interrupt-controller/
Drenesas,rzg2l-irqc.yaml236 <GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH>,
/linux-6.12.1/arch/arm64/boot/dts/exynos/
Dexynosautov920.dtsi295 interrupts = <GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH>;
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dpp/dcn10/
Ddcn10_dpp_dscl.c429 lb_memory_size_a = 984 + 1312 + 456; in dpp1_dscl_calc_lb_num_partitions()
433 lb_memory_size_a = 984 + 1312 + 456; in dpp1_dscl_calc_lb_num_partitions()

12345