Home
last modified time | relevance | path

Searched full:406 (Results 1 – 25 of 121) sorted by relevance

12345

/linux-6.12.1/arch/mips/boot/dts/brcm/
Dbcm7125.dtsi117 uart0: serial@406b00 {
129 uart1: serial@406b40 {
141 uart2: serial@406b80 {
Dbcm7420.dtsi118 uart0: serial@406b00 {
129 uart1: serial@406b40 {
140 uart2: serial@406b80 {
Dbcm7435.dtsi151 uart0: serial@406b00 {
162 uart1: serial@406b40 {
173 uart2: serial@406b80 {
Dbcm7425.dtsi136 uart0: serial@406b00 {
147 uart1: serial@406b40 {
158 uart2: serial@406b80 {
/linux-6.12.1/Documentation/devicetree/bindings/watchdog/
Darm,sp805.yaml71 interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>;
/linux-6.12.1/Documentation/devicetree/bindings/serial/
Drenesas,sci.yaml101 <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>,
/linux-6.12.1/drivers/media/pci/cx18/
Dcx18-av-audio.c105 /* xtal * 0xe.3150f90/0x18 = 44100 * 384: 406 MHz p-pd*/ in set_audclk_freq()
140 /* xtal * 0xe.2913d68/0x16 = 48000 * 384: 406 MHz p-pd*/ in set_audclk_freq()
216 /* xtal * 0xe.3150f90/0x24 = 44100 * 256: 406 MHz p-pd*/ in set_audclk_freq()
/linux-6.12.1/arch/arm64/boot/dts/ti/
Dk3-j784s4-evm-usxgmii-exp1-exp2.dtso56 assigned-clock-parents = <&k3_clks 406 9>; /* Use 156.25 MHz clock for USXGMII */
Dk3-j784s4-main.dtsi1251 power-domains = <&k3_pds 406 TI_SCI_PD_EXCLUSIVE>;
1252 clocks = <&k3_clks 406 2>, <&k3_clks 406 6>, <&serdes_refclk>, <&k3_clks 406 5>;
1254 assigned-clocks = <&k3_clks 406 6>;
1255 assigned-clock-parents = <&k3_clks 406 10>;
1274 assigned-clock-parents = <&k3_clks 406 6>,
1275 <&k3_clks 406 6>,
1276 <&k3_clks 406 6>;
/linux-6.12.1/include/uapi/sound/intel/avs/
Dtokens.h53 AVS_TKN_MODCFG_CPR_DMABUFF_SIZE_U32 = 406,
/linux-6.12.1/include/uapi/sound/sof/
Dtokens.h90 #define SOF_TKN_COMP_CPC 406
/linux-6.12.1/include/uapi/linux/
Dvbox_err.h100 #define VERR_NET_NOT_UNIQUE_NAME (-406)
/linux-6.12.1/drivers/iio/adc/
Dsc27xx_adc.c245 return SC27XX_VOLT_RATIO(48, 406); in sc2720_adc_get_ratio()
273 return SC27XX_VOLT_RATIO(100, 406); in sc2720_adc_get_ratio()
346 return SC27XX_VOLT_RATIO(48, 406); in sc2730_adc_get_ratio()
/linux-6.12.1/drivers/media/platform/samsung/exynos4-is/
Dfimc-is-errno.h218 ERROR_FD_CONFIG_ROLL_ANGLE_INVALID = 406,
/linux-6.12.1/include/dt-bindings/clock/
Dexynos4.h221 #define CLK_PPMUG3D 406
Drk3568-cru.h470 #define CLK_I2S1_8CH_TX 406
854 #define SRST_P_UART5 406
Dimx7d-clock.h415 #define IMX7D_CLKO1_ROOT_PRE_DIV 406
/linux-6.12.1/include/dt-bindings/gce/
Dmt8192-gce.h272 #define CMDQ_EVENT_MDP_AAL4_SOF 406
/linux-6.12.1/arch/mips/kernel/syscalls/
Dsyscall_n32.tbl348 406 n32 clock_getres_time64 sys_clock_getres
/linux-6.12.1/arch/arm64/tools/
Dsyscall_64.tbl350 406 32 clock_getres_time64 sys_clock_getres
/linux-6.12.1/scripts/
Dsyscall.tbl350 406 32 clock_getres_time64 sys_clock_getres
/linux-6.12.1/arch/xtensa/kernel/syscalls/
Dsyscall.tbl380 406 common clock_getres_time64 sys_clock_getres
/linux-6.12.1/arch/microblaze/kernel/syscalls/
Dsyscall.tbl415 406 common clock_getres_time64 sys_clock_getres
/linux-6.12.1/arch/m68k/kernel/syscalls/
Dsyscall.tbl409 406 common clock_getres_time64 sys_clock_getres
/linux-6.12.1/arch/sh/kernel/syscalls/
Dsyscall.tbl413 406 common clock_getres_time64 sys_clock_getres

12345