Home
last modified time | relevance | path

Searched full:290 (Results 1 – 25 of 211) sorted by relevance

123456789

/linux-6.12.1/Documentation/devicetree/bindings/net/
Dmediatek-dwmac.yaml83 For MT8188/MT8195 RGMII/RMII/MII interface, Allowed value need to be a multiple of 290,
84 or will round down. Range 0~31*290.
94 of 290, or will round down. Range 0~31*290.
Drenesas,r8a779f0-ether-switch.yaml183 <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>,
/linux-6.12.1/drivers/ata/
Dlibata-pata-timings.c26 /* { XFER_PIO_SLOW, 120, 290, 240, 960, 290, 240, 0, 960, 0 }, */
27 { XFER_PIO_0, 70, 290, 240, 600, 165, 150, 0, 600, 0 },
28 { XFER_PIO_1, 50, 290, 93, 383, 125, 100, 0, 383, 0 },
29 { XFER_PIO_2, 30, 290, 40, 330, 100, 90, 0, 240, 0 },
/linux-6.12.1/drivers/media/tuners/
Dm88rs6000t.c490 u32 PGA2_cri_GS = 46, PGA2_crf_GS = 290, TIA_GS = 290; in m88rs6000t_get_rf_strength()
497 295, 285, 290, 295, 295, 310}; in m88rs6000t_get_rf_strength()
498 u32 BBGS[14] = {0, 286, 275, 290, 294, 300, 290, in m88rs6000t_get_rf_strength()
499 290, 285, 283, 260, 295, 290, 260}; in m88rs6000t_get_rf_strength()
/linux-6.12.1/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-mediatek.c329 /* 290ps per stage */ in mt8195_delay_ps2stage()
330 mac_delay->tx_delay /= 290; in mt8195_delay_ps2stage()
331 mac_delay->rx_delay /= 290; in mt8195_delay_ps2stage()
338 /* 290ps per stage */ in mt8195_delay_stage2ps()
339 mac_delay->tx_delay *= 290; in mt8195_delay_stage2ps()
340 mac_delay->rx_delay *= 290; in mt8195_delay_stage2ps()
/linux-6.12.1/arch/powerpc/kernel/syscalls/
Dsyscall.tbl377 290 32 futimesat sys_futimesat_time32
378 290 64 futimesat sys_futimesat
379 290 spu utimesat sys_futimesat
/linux-6.12.1/tools/perf/arch/powerpc/entry/syscalls/
Dsyscall.tbl377 290 32 futimesat sys_futimesat_time32
378 290 64 futimesat sys_futimesat
379 290 spu utimesat sys_futimesat
/linux-6.12.1/Documentation/gpu/
Dpanfrost.rst33 drm-total-memory: 290 MiB
/linux-6.12.1/Documentation/tools/rtla/
Drtla-osnoise-top.rst48 …3 #59 53100000 204935 99.61405 6251 33 290 0 …
/linux-6.12.1/Documentation/arch/x86/
Dzero-page.rst43 290/040 ALL edd_mbr_sig_buffer EDD MBR signatures
/linux-6.12.1/tools/testing/selftests/mm/
Dpkey-arm64.h18 # define SYS_pkey_free 290
/linux-6.12.1/include/dt-bindings/gce/
Dmt8183-gce.h148 #define CMDQ_EVENT_JPG_ENC_CMDQ_DONE 290
Dmt6779-gce.h158 #define CMDQ_EVENT_VENC_CMDQ_PAUSE_DONE 290
/linux-6.12.1/drivers/accel/habanalabs/include/goya/
Dgoya_async_events.h127 GOYA_ASYNC_EVENT_ID_DMA_BM_CH0 = 290,
/linux-6.12.1/include/dt-bindings/clock/
Dexynos5250.h94 #define CLK_UART1 290
Dqcom,gcc-msm8960.h298 #define PLL11 290
Dtegra194-clock.h285 #define TEGRA194_CLK_SPDIFIN_SYNC_INPUT 290
Dexynos4.h128 #define CLK_DSIM1 290 /* Exynos4210 only */
Dqcom,gcc-mdm9615.h300 #define PLL11 290
Dqcom,gcc-msm8974.h299 #define GCC_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA 290
/linux-6.12.1/tools/testing/selftests/tc-testing/tc-tests/qdiscs/
Dred.json170 "id": "290a",
/linux-6.12.1/Documentation/block/
Dioprio.rst75 #define __NR_ioprio_get 290
/linux-6.12.1/drivers/pinctrl/intel/
Dpinctrl-tigerlake.c690 PINCTRL_PIN(290, "CPU_TRSTB"),
721 TGL_GPP(1, 282, 290, INTEL_GPIO_BASE_NOMAP), /* JTAG */
729 TGL_H_COMMUNITY(4, 267, 290, tglh_community5_gpps),
/linux-6.12.1/drivers/staging/sm750fb/
Dsm750.h9 #define DEFAULT_SM750_CHIP_CLOCK 290
/linux-6.12.1/include/dt-bindings/arm/
Dqcom,ids.h141 #define QCOM_ID_MDM9607 290

123456789