Home
last modified time | relevance | path

Searched full:265 (Results 1 – 25 of 221) sorted by relevance

123456789

/linux-6.12.1/drivers/media/platform/allegro-dvt/
Dnal-hevc.h63 * Rec. ITU-T H.265 (02/2018) 7.3.2.1 Video parameter set RBSP syntax
139 * H.265 (02/2018) E.2.1 VUI parameters syntax.
202 * Rec. ITU-T H.265 (02/2018) 7.3.2.2 Sequence parameter set RBSP syntax
329 * in Rec. ITU-T H.265 (02/2018) A.3.
352 * in Rec. ITU-T H.265 (02/2018) A.4.1.
373 * Rec. ITU-T H.265 (02/2018) A.4.1.
380 * T-Rec-H.265 p. 280: general_level_idc and sub_layer_level_idc[ i ] in nal_hevc_level()
Dnal-hevc.c7 * The conversion is defined in "ITU-T Rec. H.265 (02/2018) high efficiency
28 * See Rec. ITU-T H.265 (02/2018) Table 7-1 - NAL unit type codes and NAL unit
798 * The RBSP format of the filler data is specified in Rec. ITU-T H.265
845 * The RBSP format of the filler data is specified in Rec. ITU-T H.265
/linux-6.12.1/Documentation/devicetree/bindings/media/
Dallegro,al5e.yaml14 either be a H.264/H.265 encoder or H.264/H.265 decoder ip core.
/linux-6.12.1/drivers/media/platform/verisilicon/
Drockchip_vpu981_regs.h402 #define av1_axi_arqos AV1_DEC_REG(265, 0, 0xf)
403 #define av1_axi_awqos AV1_DEC_REG(265, 4, 0xf)
404 #define av1_axi_wr_ostd_threshold AV1_DEC_REG(265, 8, 0x3ff)
405 #define av1_axi_rd_ostd_threshold AV1_DEC_REG(265, 18, 0x3ff)
406 #define av1_axi_wr_4k_dis AV1_DEC_REG(265, 31, 0x1)
/linux-6.12.1/Documentation/devicetree/bindings/mmc/
Dsdhci-milbeaut.txt23 interrupts = <0 265 0x4>;
/linux-6.12.1/include/dt-bindings/clock/
Dexynos5410.h44 #define CLK_USI0 265
Dexynos5250.h69 #define CLK_SMMU_GSCL3 265
Dimx6qdl-clock.h275 #define IMX6QDL_CLK_DCIC2 265
Dg12a-clkc.h276 #define CLKID_NNA_CORE_CLK_SEL 265
Dqcom,gcc-ipq806x.h267 #define USB30_1_UTMI_CLK 265
Dexynos5420.h74 #define CLK_USI0 265
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/bounding_boxes/
Ddcn4_soc_bb.h255 .maximum_latency_when_urgent_uclk_cycles = 265,
256 .average_latency_when_urgent_uclk_cycles = 265,
Ddcn3_soc_bb.h305 .maximum_latency_when_urgent_uclk_cycles = 265,
306 .average_latency_when_urgent_uclk_cycles = 265,
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/
Dti,iodelay.txt36 0x1a4 A_DELAY_PS(265) G_DELAY_PS(360) /* CFG_GPMC_A20_IN */
/linux-6.12.1/drivers/cpufreq/
Dpxa2xx-cpufreq.c65 {265400, -1, -1}, /* 265, 265, 133, 66 */
/linux-6.12.1/scripts/
Dextract-vmlinux58 try_decompress '(\265/\375' xxx unzstd
Dextract-ikconfig65 try_decompress '\050\265\057\375' xxx unzstd
/linux-6.12.1/drivers/soc/tegra/
DKconfig89 and decoding of various video standards including H.265, H.264 and
/linux-6.12.1/include/dt-bindings/gce/
Dmt8183-gce.h128 #define CMDQ_EVENT_ISP_FRAME_DONE_P2_8 265
Dmt6779-gce.h142 #define CMDQ_EVENT_DIP_CQ_THREAD8_EOF 265
/linux-6.12.1/arch/powerpc/kernel/syscalls/
Dsyscall.tbl349 265 32 mq_timedreceive sys_mq_timedreceive_time32
350 265 64 mq_timedreceive sys_mq_timedreceive
/linux-6.12.1/tools/perf/arch/powerpc/entry/syscalls/
Dsyscall.tbl349 265 32 mq_timedreceive sys_mq_timedreceive_time32
350 265 64 mq_timedreceive sys_mq_timedreceive
/linux-6.12.1/Documentation/userspace-api/media/v4l/
Dbiblio.rst129 ITU H.265/HEVC
132 :title: ITU-T Rec. H.265 | ISO/IEC 23008-2 "High Efficiency Video Coding"
/linux-6.12.1/drivers/scsi/qla2xxx/
Dqla_tmpl.h45 #define ENTRY_TYPE_PSE_RISC 265
/linux-6.12.1/drivers/gpu/ipu-v3/
Dipu-ic-csc.c193 .offset = { -276, 265, -358, },
215 .offset = { -351, 265, -443, },

123456789