Home
last modified time | relevance | path

Searched +full:0 +full:xfed60000 (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/phy/
Drockchip,rk3588-hdptx-phy.yaml31 const: 0
34 const: 0
83 reg = <0x0 0xfed60000 0x0 0x2000>;
86 #phy-cells = <0>;
/linux-6.12.1/arch/arm/
DKconfig.debug146 0x80000000 | 0xf0000000 | UART0
147 0x80004000 | 0xf0004000 | UART1
148 0x80008000 | 0xf0008000 | UART2
149 0x8000c000 | 0xf000c000 | UART3
150 0x80010000 | 0xf0010000 | UART4
151 0x80014000 | 0xf0014000 | UART5
152 0x80018000 | 0xf0018000 | UART6
153 0x8001c000 | 0xf001c000 | UART7
154 0x80020000 | 0xf0020000 | UART8
155 0x80024000 | 0xf0024000 | UART9
[all …]
/linux-6.12.1/arch/arm64/boot/dts/renesas/
Dr8a779a0.dtsi20 #clock-cells = <0>;
21 clock-frequency = <0>;
26 #size-cells = <0>;
28 a76_0: cpu@0 {
30 reg = <0>;
37 L3_CA76_0: cache-controller-0 {
47 #clock-cells = <0>;
49 clock-frequency = <0>;
54 #clock-cells = <0>;
56 clock-frequency = <0>;
[all …]
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3588-base.dtsi56 #size-cells = <0>;
91 cpu_l0: cpu@0 {
94 reg = <0x0>;
115 reg = <0x100>;
134 reg = <0x200>;
153 reg = <0x300>;
172 reg = <0x400>;
193 reg = <0x500>;
212 reg = <0x600>;
233 reg = <0x700>;
[all …]