/linux-6.12.1/drivers/pinctrl/mediatek/ |
D | pinctrl-mt8167.c | 18 /* 0E4E8SR 4/8/12/16 */ 20 /* 0E2E4SR 2/4/6/8 */ 23 MTK_DRV_GRP(2, 16, 0, 2, 2) 27 MTK_PIN_DRV_GRP(0, 0xd00, 0, 0), 28 MTK_PIN_DRV_GRP(1, 0xd00, 0, 0), 29 MTK_PIN_DRV_GRP(2, 0xd00, 0, 0), 30 MTK_PIN_DRV_GRP(3, 0xd00, 0, 0), 31 MTK_PIN_DRV_GRP(4, 0xd00, 0, 0), 33 MTK_PIN_DRV_GRP(5, 0xd00, 4, 0), 34 MTK_PIN_DRV_GRP(6, 0xd00, 4, 0), [all …]
|
D | pinctrl-mt8516.c | 18 /* 0E4E8SR 4/8/12/16 */ 20 /* 0E2E4SR 2/4/6/8 */ 23 MTK_DRV_GRP(2, 16, 0, 2, 2) 27 MTK_PIN_DRV_GRP(0, 0xd00, 0, 0), 28 MTK_PIN_DRV_GRP(1, 0xd00, 0, 0), 29 MTK_PIN_DRV_GRP(2, 0xd00, 0, 0), 30 MTK_PIN_DRV_GRP(3, 0xd00, 0, 0), 31 MTK_PIN_DRV_GRP(4, 0xd00, 0, 0), 33 MTK_PIN_DRV_GRP(5, 0xd00, 4, 0), 34 MTK_PIN_DRV_GRP(6, 0xd00, 4, 0), [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/qcom/ |
D | x1e80100-pmics.dtsi | 21 hysteresis = <0>; 27 hysteresis = <0>; 41 hysteresis = <0>; 47 hysteresis = <0>; 61 hysteresis = <0>; 67 hysteresis = <0>; 81 hysteresis = <0>; 87 hysteresis = <0>; 101 hysteresis = <0>; 107 hysteresis = <0>; [all …]
|
D | pm8550vs.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 39 hysteresis = <0>; 45 hysteresis = <0>; 59 hysteresis = <0>; 65 hysteresis = <0>; 79 hysteresis = <0>; 85 hysteresis = <0>; 97 reg = <0x2 SPMI_USID>; 99 #size-cells = <0>; [all …]
|
D | sa8775p-pmics.dtsi | 11 pmm8654au_0_thermal: pm8775-0-thermal { 19 hysteresis = <0>; 25 hysteresis = <0>; 39 hysteresis = <0>; 45 hysteresis = <0>; 59 hysteresis = <0>; 65 hysteresis = <0>; 79 hysteresis = <0>; 85 hysteresis = <0>; 96 mode-recovery = <0x01>; [all …]
|
D | sc8280xp-pmics.dtsi | 23 hysteresis = <0>; 29 hysteresis = <0>; 43 hysteresis = <0>; 49 hysteresis = <0>; 58 pmk8280: pmic@0 { 60 reg = <0x0 SPMI_USID>; 62 #size-cells = <0>; 66 reg = <0x1300>, <0x800>; 71 interrupts-extended = <&spmi_bus 0x0 0x13 0x7 IRQ_TYPE_EDGE_BOTH>; 78 interrupts-extended = <&spmi_bus 0x0 0x13 0x6 IRQ_TYPE_EDGE_BOTH>; [all …]
|
D | pmr735b.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 36 reg = <0x5 SPMI_USID>; 38 #size-cells = <0>; 42 reg = <0xa00>; 43 interrupts = <0x5 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 44 #thermal-sensor-cells = <0>; 49 reg = <0x8800>; 51 gpio-ranges = <&pmr735b_gpios 0 0 4>;
|
D | pm8450.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 37 reg = <0x7 SPMI_USID>; 39 #size-cells = <0>; 43 reg = <0xa00>; 44 interrupts = <0x7 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 45 #thermal-sensor-cells = <0>; 50 reg = <0x8800>; 52 gpio-ranges = <&pm8450_gpios 0 0 4>;
|
D | pmr735d_a.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 37 reg = <0xa SPMI_USID>; 39 #size-cells = <0>; 43 reg = <0xa00>; 44 interrupts = <0xa 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 45 #thermal-sensor-cells = <0>; 50 reg = <0x8800>; 52 gpio-ranges = <&pmr735d_k_gpios 0 0 2>;
|
D | pmr735d_b.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 37 reg = <0xb SPMI_USID>; 39 #size-cells = <0>; 43 reg = <0xa00>; 44 interrupts = <0xb 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 45 #thermal-sensor-cells = <0>; 50 reg = <0x8800>; 52 gpio-ranges = <&pmr735d_l_gpios 0 0 2>;
|
D | pm7325.dtsi | 12 reg = <0x1 SPMI_USID>; 14 #size-cells = <0>; 18 reg = <0xa00>; 19 interrupts = <0x1 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 20 #thermal-sensor-cells = <0>; 25 reg = <0x8800>; 27 gpio-ranges = <&pm7325_gpios 0 0 10>; 44 hysteresis = <0>; 50 hysteresis = <0>;
|
D | pmr735a.dtsi | 12 reg = <0x4 SPMI_USID>; 14 #size-cells = <0>; 18 reg = <0xa00>; 19 interrupts = <0x4 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 20 #thermal-sensor-cells = <0>; 25 reg = <0x8800>; 27 gpio-ranges = <&pmr735a_gpios 0 0 4>; 45 hysteresis = <0>; 51 hysteresis = <0>;
|
D | pm8350.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 36 reg = <0x1 SPMI_USID>; 38 #size-cells = <0>; 42 reg = <0xa00>; 43 interrupts = <0x1 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 44 #thermal-sensor-cells = <0>; 49 reg = <0x8800>; 51 gpio-ranges = <&pm8350_gpios 0 0 10>;
|
D | pm8350b.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 36 reg = <0x3 SPMI_USID>; 38 #size-cells = <0>; 42 reg = <0xa00>; 43 interrupts = <0x3 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 44 #thermal-sensor-cells = <0>; 49 reg = <0x8800>; 51 gpio-ranges = <&pm8350b_gpios 0 0 8>;
|
D | pm8550ve.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 39 #size-cells = <0>; 43 reg = <0xa00>; 44 interrupts = <PMK8550VE_SID 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 45 #thermal-sensor-cells = <0>; 50 reg = <0x8800>; 52 gpio-ranges = <&pm8550ve_gpios 0 0 8>;
|
D | pm8550b.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 37 reg = <0x7 SPMI_USID>; 39 #size-cells = <0>; 43 reg = <0xa00>; 44 interrupts = <0x7 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 45 #thermal-sensor-cells = <0>; 50 reg = <0x8800>; 52 gpio-ranges = <&pm8550b_gpios 0 0 12>; 60 reg = <0xfd00>; [all …]
|
D | pmx75.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 31 hysteresis = <0>; 44 #size-cells = <0>; 48 reg = <0xa00>; 49 interrupts = <0x1 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 50 #thermal-sensor-cells = <0>; 55 reg = <0x8800>; 57 gpio-ranges = <&pmx75_gpios 0 0 16>;
|
D | pm7550ba.dtsi | 19 hysteresis = <0>; 25 hysteresis = <0>; 31 hysteresis = <0>; 44 #size-cells = <0>; 48 reg = <0xa00>; 49 interrupts = <0x7 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 50 #thermal-sensor-cells = <0>; 55 reg = <0x8800>; 57 gpio-ranges = <&pm7550ba_gpios 0 0 8>; 65 reg = <0xfd00>; [all …]
|
D | pm8350c.dtsi | 12 reg = <0x2 SPMI_USID>; 14 #size-cells = <0>; 18 reg = <0xa00>; 19 interrupts = <0x2 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 20 #thermal-sensor-cells = <0>; 25 reg = <0x8800>; 27 gpio-ranges = <&pm8350c_gpios 0 0 9>; 35 reg = <0xee00>; 57 hysteresis = <0>; 63 hysteresis = <0>;
|
/linux-6.12.1/drivers/staging/rtl8723bs/include/ |
D | Hal8192CPhyReg.h | 41 /* BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF */ 43 /* 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 */ 44 /* 3. RF register 0x00-2E */ 50 /* 3. Page8(0x800) */ 52 #define rFPGA0_RFMOD 0x800 /* RF mode & CCK TxSC RF BW Setting?? */ 54 #define rFPGA0_XA_HSSIParameter1 0x820 /* RF 3 wire register */ 55 #define rFPGA0_XA_HSSIParameter2 0x824 56 #define rFPGA0_XB_HSSIParameter1 0x828 57 #define rFPGA0_XB_HSSIParameter2 0x82c 58 #define rTxAGC_B_Rate18_06 0x830 [all …]
|
/linux-6.12.1/drivers/clk/rockchip/ |
D | clk.h | 29 #define BOOST_PLL_H_CON(x) ((x) * 0x4) 30 #define BOOST_CLK_CON 0x0008 31 #define BOOST_BOOST_CON 0x000c 32 #define BOOST_SWITCH_CNT 0x0010 33 #define BOOST_HIGH_PERF_CNT0 0x0014 34 #define BOOST_HIGH_PERF_CNT1 0x0018 35 #define BOOST_STATIS_THRESHOLD 0x001c 36 #define BOOST_SHORT_SWITCH_CNT 0x0020 37 #define BOOST_SWITCH_THRESHOLD 0x0024 38 #define BOOST_FSM_STATUS 0x0028 [all …]
|
/linux-6.12.1/drivers/pinctrl/samsung/ |
D | pinctrl-exynos.h | 20 #define EXYNOS_PIN_CON_FUNC_EINT 0xf 23 #define EXYNOS_GPIO_ECON_OFFSET 0x700 24 #define EXYNOS_GPIO_EFLTCON_OFFSET 0x800 25 #define EXYNOS_GPIO_EMASK_OFFSET 0x900 26 #define EXYNOS_GPIO_EPEND_OFFSET 0xA00 27 #define EXYNOS_WKUP_ECON_OFFSET 0xE00 28 #define EXYNOS_WKUP_EMASK_OFFSET 0xF00 29 #define EXYNOS_WKUP_EPEND_OFFSET 0xF40 30 #define EXYNOS7_WKUP_ECON_OFFSET 0x700 31 #define EXYNOS7_WKUP_EMASK_OFFSET 0x900 [all …]
|
/linux-6.12.1/arch/arm/boot/dts/qcom/ |
D | pmx65.dtsi | 14 #size-cells = <0>; 18 reg = <0xa00>; 19 interrupts = <0x1 0xa 0x0 IRQ_TYPE_EDGE_BOTH>; 20 #thermal-sensor-cells = <0>; 25 reg = <0x8800>; 27 gpio-ranges = <&pmx65_gpios 0 0 16>;
|
/linux-6.12.1/arch/openrisc/mm/ |
D | init.c | 43 unsigned long max_zone_pfn[MAX_NR_ZONES] = { 0 }; in zone_sizes_init() 105 for (j = 0; p < e && j < PTRS_PER_PTE; in map_ram() 119 printk(KERN_INFO "%s: Memory: 0x%x-0x%x\n", __func__, in map_ram() 132 for (i = 0; i < PTRS_PER_PGD; i++) in paging_init() 133 swapper_pg_dir[i] = __pgd(0); in paging_init() 155 unsigned long *dtlb_vector = __va(0x900); in paging_init() 156 unsigned long *itlb_vector = __va(0xa00); in paging_init() 179 mtspr(SPR_ICBIR, 0x900); in paging_init() 180 mtspr(SPR_ICBIR, 0xa00); in paging_init() 200 memset((void *)empty_zero_page, 0, PAGE_SIZE); in mem_init()
|
/linux-6.12.1/drivers/bus/ |
D | omap_l3_noc.h | 16 #define CUSTOM_ERROR 0x2 17 #define STANDARD_ERROR 0x0 18 #define INBAND_ERROR 0x0 19 #define L3_APPLICATION_ERROR 0x0 20 #define L3_DEBUG_ERROR 0x1 23 #define L3_TARG_STDERRLOG_MAIN 0x48 24 #define L3_TARG_STDERRLOG_HDR 0x4c 25 #define L3_TARG_STDERRLOG_MSTADDR 0x50 26 #define L3_TARG_STDERRLOG_INFO 0x58 27 #define L3_TARG_STDERRLOG_SLVOFSLSB 0x5c [all …]
|