Searched +full:0 +full:x400 (Results 1 – 25 of 1083) sorted by relevance
12345678910>>...44
/linux-6.12.1/arch/arm/boot/dts/st/ |
D | stm32mp131.dtsi | 16 #size-cells = <0>; 18 cpu0: cpu@0 { 21 reg = <0>; 43 #size-cells = <0>; 44 linaro,optee-channel-id = <0>; 47 reg = <0x14>; 52 reg = <0x16>; 57 reg = <0x17>; 61 #size-cells = <0>; 63 scmi_reg11: regulator@0 { [all …]
|
D | stm32mp151.dtsi | 16 #size-cells = <0>; 18 cpu0: cpu@0 { 22 reg = <0>; 42 reg = <0xa0021000 0x1000>, 43 <0xa0022000 0x2000>; 58 #clock-cells = <0>; 64 #clock-cells = <0>; 70 #clock-cells = <0>; 76 #clock-cells = <0>; 82 #clock-cells = <0>; [all …]
|
D | stm32f429.dtsi | 58 #clock-cells = <0>; 60 clock-frequency = <0>; 64 #clock-cells = <0>; 70 #clock-cells = <0>; 76 #clock-cells = <0>; 78 clock-frequency = <0>; 85 reg = <0x1fff7800 0x400>; 89 reg = <0x22c 0x2>; 92 reg = <0x22e 0x2>; 98 #size-cells = <0>; [all …]
|
D | stm32f746.dtsi | 53 #clock-cells = <0>; 55 clock-frequency = <0>; 59 #clock-cells = <0>; 65 #clock-cells = <0>; 71 #clock-cells = <0>; 80 #size-cells = <0>; 82 reg = <0x40000000 0x400>; 83 clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM2)>; 102 #size-cells = <0>; 104 reg = <0x40000400 0x400>; [all …]
|
D | stm32h743.dtsi | 54 #clock-cells = <0>; 56 clock-frequency = <0>; 60 #clock-cells = <0>; 66 #clock-cells = <0>; 68 clock-frequency = <0>; 75 reg = <0x40000c00 0x400>; 82 #size-cells = <0>; 84 reg = <0x40002400 0x400>; 95 trigger@0 { 97 reg = <0>; [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/crypto/ |
D | hisilicon,hip07-sec.txt | 9 Region 0 has registers to control the backend processing engines. 16 Interrupt 0 is for the SEC unit error queue. 29 reg = <0x400 0xd0000000 0x0 0x10000 30 0x400 0xd2000000 0x0 0x10000 31 0x400 0xd2010000 0x0 0x10000 32 0x400 0xd2020000 0x0 0x10000 33 0x400 0xd2030000 0x0 0x10000 34 0x400 0xd2040000 0x0 0x10000 35 0x400 0xd2050000 0x0 0x10000 36 0x400 0xd2060000 0x0 0x10000 [all …]
|
/linux-6.12.1/drivers/pmdomain/renesas/ |
D | r8a77980-sysc.c | 17 { "always-on", 0, 0, R8A77980_PD_ALWAYS_ON, -1, PD_ALWAYS_ON }, 18 { "ca53-scu", 0x140, 0, R8A77980_PD_CA53_SCU, R8A77980_PD_ALWAYS_ON, 20 { "ca53-cpu0", 0x200, 0, R8A77980_PD_CA53_CPU0, R8A77980_PD_CA53_SCU, 22 { "ca53-cpu1", 0x200, 1, R8A77980_PD_CA53_CPU1, R8A77980_PD_CA53_SCU, 24 { "ca53-cpu2", 0x200, 2, R8A77980_PD_CA53_CPU2, R8A77980_PD_CA53_SCU, 26 { "ca53-cpu3", 0x200, 3, R8A77980_PD_CA53_CPU3, R8A77980_PD_CA53_SCU, 28 { "cr7", 0x240, 0, R8A77980_PD_CR7, R8A77980_PD_ALWAYS_ON, 30 { "a3ir", 0x180, 0, R8A77980_PD_A3IR, R8A77980_PD_ALWAYS_ON }, 31 { "a2ir0", 0x400, 0, R8A77980_PD_A2IR0, R8A77980_PD_A3IR }, 32 { "a2ir1", 0x400, 1, R8A77980_PD_A2IR1, R8A77980_PD_A3IR }, [all …]
|
D | r8a77970-sysc.c | 16 { "always-on", 0, 0, R8A77970_PD_ALWAYS_ON, -1, PD_ALWAYS_ON }, 17 { "ca53-scu", 0x140, 0, R8A77970_PD_CA53_SCU, R8A77970_PD_ALWAYS_ON, 19 { "ca53-cpu0", 0x200, 0, R8A77970_PD_CA53_CPU0, R8A77970_PD_CA53_SCU, 21 { "ca53-cpu1", 0x200, 1, R8A77970_PD_CA53_CPU1, R8A77970_PD_CA53_SCU, 23 { "a3ir", 0x180, 0, R8A77970_PD_A3IR, R8A77970_PD_ALWAYS_ON }, 24 { "a2ir0", 0x400, 0, R8A77970_PD_A2IR0, R8A77970_PD_A3IR }, 25 { "a2ir1", 0x400, 1, R8A77970_PD_A2IR1, R8A77970_PD_A3IR }, 26 { "a2dp", 0x400, 2, R8A77970_PD_A2DP, R8A77970_PD_A3IR }, 27 { "a2cn", 0x400, 3, R8A77970_PD_A2CN, R8A77970_PD_A3IR }, 28 { "a2sc0", 0x400, 4, R8A77970_PD_A2SC0, R8A77970_PD_A3IR }, [all …]
|
/linux-6.12.1/arch/arm/boot/dts/aspeed/ |
D | ibm-power11-quad.dtsi | 126 #size-cells = <0>; 129 cfam-reset-gpios = <&gpio0 ASPEED_GPIO(Q, 0) GPIO_ACTIVE_HIGH>; 131 cfam@0,0 { 132 reg = <0 0>; 135 chip-id = <0>; 139 reg = <0x1000 0x400>; 144 reg = <0x1800 0x400>; 146 #size-cells = <0>; 148 cfam0_i2c0: i2c-bus@0 { 149 reg = <0>; /* OMI01 */ [all …]
|
D | ibm-power10-quad.dtsi | 9 reg = <0x20>; 11 #size-cells = <0>; 13 cfam@0,0 { 14 reg = <0 0>; 17 chip-id = <0>; 21 reg = <0x1000 0x400>; 26 reg = <0x2400 0x400>; 28 #size-cells = <0>; 37 reg = <0x20>; 39 #size-cells = <0>; [all …]
|
D | aspeed-bmc-ibm-fuji.dts | 175 reg = <0x80000000 0x40000000>; 184 reg = <0xb3d00000 0x100000>; 190 reg = <0xb3e00000 0x200000>; /* 16 * (4 * 0x8000) */ 191 record-size = <0x8000>; 192 console-size = <0x8000>; 193 ftrace-size = <0x8000>; 194 pmsg-size = <0x8000>; 200 reg = <0xb4000000 0x04000000>; /* 64M */ 207 reg = <0xbf000000 0x01000000>; /* 16M */ 246 gpios = <&gpio0 ASPEED_GPIO(H, 0) GPIO_ACTIVE_LOW>; [all …]
|
D | ibm-power9-dual.dtsi | 5 cfam@0,0 { 6 reg = <0 0>; 9 chip-id = <0>; 13 reg = <0x1000 0x400>; 18 reg = <0x1800 0x400>; 20 #size-cells = <0>; 22 cfam0_i2c0: i2c-bus@0 { 23 reg = <0>; 85 reg = <0x2400 0x400>; 87 #size-cells = <0>; [all …]
|
/linux-6.12.1/arch/arm/boot/dts/ti/keystone/ |
D | keystone-k2hk-clocks.dtsi | 10 #clock-cells = <0>; 14 reg = <0x02620370 4>; 19 #clock-cells = <0>; 22 reg = <0x02620350 4>, <0x02310110 4>, <0x02310108 4>; 27 #clock-cells = <0>; 31 reg = <0x02620358 4>; 36 #clock-cells = <0>; 40 reg = <0x02620360 4>; 45 #clock-cells = <0>; 49 reg = <0x02620368 4>; [all …]
|
D | keystone-k2l-clocks.dtsi | 10 #clock-cells = <0>; 14 reg = <0x02620370 4>; 19 #clock-cells = <0>; 22 reg = <0x02620350 4>, <0x02310110 4>, <0x02310108 4>; 27 #clock-cells = <0>; 31 reg = <0x02620358 4>; 36 #clock-cells = <0>; 40 reg = <0x02620360 4>; 45 #clock-cells = <0>; 50 reg = <0x02350004 0xb00>, <0x02350000 0x400>; [all …]
|
D | keystone-clocks.dtsi | 14 #clock-cells = <0>; 17 reg = <0x02310108 4>; 24 #clock-cells = <0>; 33 #clock-cells = <0>; 42 #clock-cells = <0>; 45 reg = <0x02310120 4>; 46 bit-shift = <0>; 52 #clock-cells = <0>; 55 reg = <0x02310164 4>; 56 bit-shift = <0>; [all …]
|
/linux-6.12.1/arch/arm/boot/dts/ti/omap/ |
D | omap2.dtsi | 29 #address-cells = <0>; 30 #size-cells = <0>; 61 reg = <0x480a6000 0x50>; 69 reg = <0x480b2000 0x1000>; 77 reg = <0x480FE000 0x1000>; 82 reg = <0x48056000 0x4>, 83 <0x4805602c 0x4>, 84 <0x48056028 0x4>; 98 ranges = <0 0x48056000 0x1000>; 100 sdma: dma-controller@0 { [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/st/ |
D | stm32mp251.dtsi | 17 #size-cells = <0>; 19 cpu0: cpu@0 { 22 reg = <0>; 38 arm,smc-id = <0xb200005a>; 44 #clock-cells = <0>; 46 clock-frequency = <0>; 50 #clock-cells = <0>; 67 #size-cells = <0>; 68 linaro,optee-channel-id = <0>; 71 reg = <0x14>; [all …]
|
/linux-6.12.1/sound/soc/uniphier/ |
D | aio-reg.h | 14 #define SG_AOUTEN 0x1c04 17 #define A2CHNMAPCTR0(n) (0x00000 + 0x40 * (n)) 18 #define A2RBNMAPCTR0(n) (0x01000 + 0x40 * (n)) 19 #define A2IPORTNMAPCTR0(n) (0x02000 + 0x40 * (n)) 20 #define A2IPORTNMAPCTR1(n) (0x02004 + 0x40 * (n)) 21 #define A2IIFNMAPCTR0(n) (0x03000 + 0x40 * (n)) 22 #define A2OPORTNMAPCTR0(n) (0x04000 + 0x40 * (n)) 23 #define A2OPORTNMAPCTR1(n) (0x04004 + 0x40 * (n)) 24 #define A2OPORTNMAPCTR2(n) (0x04008 + 0x40 * (n)) 25 #define A2OIFNMAPCTR0(n) (0x05000 + 0x40 * (n)) [all …]
|
/linux-6.12.1/drivers/misc/mchp_pci1xxxx/ |
D | mchp_pci1xxxx_gpio.c | 16 #define PERI_GEN_RESET 0 17 #define OUT_EN_OFFSET(x) ((((x) / 32) * 4) + 0x400) 18 #define INP_EN_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x10) 19 #define OUT_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x20) 20 #define INP_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x30) 21 #define PULLUP_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x40) 22 #define PULLDOWN_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x50) 23 #define OPENDRAIN_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x60) 24 #define WAKEMASK_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x70) 25 #define MODE_OFFSET(x) ((((x) / 32) * 4) + 0x400 + 0x80) [all …]
|
/linux-6.12.1/drivers/gpu/drm/kmb/ |
D | kmb_regs.h | 12 #define LCD_CONTROL (0x4 * 0x000) 13 #define LCD_CTRL_PROGRESSIVE (0 << 0) 14 #define LCD_CTRL_INTERLACED BIT(0) 20 #define LCD_CTRL_ALPHA_BLEND_VL1 (0 << 6) 24 #define LCD_CTRL_ALPHA_TOP_VL1 (0 << 8) 28 #define LCD_CTRL_ALPHA_MIDDLE_VL1 (0 << 10) 32 #define LCD_CTRL_ALPHA_BOTTOM_VL1 (0 << 12) 37 #define LCD_CTRL_CONTINUOUS (0 << 15) 42 #define LCD_CTRL_OUTPUT_DISABLED (0 << 19) 49 #define LCD_CTRL_ALPHA_ALL (0xff << 6) [all …]
|
/linux-6.12.1/drivers/accel/habanalabs/include/gaudi/asic_reg/ |
D | tpc0_qm_masks.h | 23 #define TPC0_QM_GLBL_CFG0_PQF_EN_SHIFT 0 24 #define TPC0_QM_GLBL_CFG0_PQF_EN_MASK 0xF 26 #define TPC0_QM_GLBL_CFG0_CQF_EN_MASK 0x1F0 28 #define TPC0_QM_GLBL_CFG0_CP_EN_MASK 0x3E00 31 #define TPC0_QM_GLBL_CFG1_PQF_STOP_SHIFT 0 32 #define TPC0_QM_GLBL_CFG1_PQF_STOP_MASK 0xF 34 #define TPC0_QM_GLBL_CFG1_CQF_STOP_MASK 0x1F0 36 #define TPC0_QM_GLBL_CFG1_CP_STOP_MASK 0x3E00 38 #define TPC0_QM_GLBL_CFG1_PQF_FLUSH_MASK 0xF0000 40 #define TPC0_QM_GLBL_CFG1_CQF_FLUSH_MASK 0x1F00000 [all …]
|
D | mme0_qm_masks.h | 23 #define MME0_QM_GLBL_CFG0_PQF_EN_SHIFT 0 24 #define MME0_QM_GLBL_CFG0_PQF_EN_MASK 0xF 26 #define MME0_QM_GLBL_CFG0_CQF_EN_MASK 0x1F0 28 #define MME0_QM_GLBL_CFG0_CP_EN_MASK 0x3E00 31 #define MME0_QM_GLBL_CFG1_PQF_STOP_SHIFT 0 32 #define MME0_QM_GLBL_CFG1_PQF_STOP_MASK 0xF 34 #define MME0_QM_GLBL_CFG1_CQF_STOP_MASK 0x1F0 36 #define MME0_QM_GLBL_CFG1_CP_STOP_MASK 0x3E00 38 #define MME0_QM_GLBL_CFG1_PQF_FLUSH_MASK 0xF0000 40 #define MME0_QM_GLBL_CFG1_CQF_FLUSH_MASK 0x1F00000 [all …]
|
D | nic0_qm0_masks.h | 23 #define NIC0_QM0_GLBL_CFG0_PQF_EN_SHIFT 0 24 #define NIC0_QM0_GLBL_CFG0_PQF_EN_MASK 0xF 26 #define NIC0_QM0_GLBL_CFG0_CQF_EN_MASK 0x1F0 28 #define NIC0_QM0_GLBL_CFG0_CP_EN_MASK 0x3E00 31 #define NIC0_QM0_GLBL_CFG1_PQF_STOP_SHIFT 0 32 #define NIC0_QM0_GLBL_CFG1_PQF_STOP_MASK 0xF 34 #define NIC0_QM0_GLBL_CFG1_CQF_STOP_MASK 0x1F0 36 #define NIC0_QM0_GLBL_CFG1_CP_STOP_MASK 0x3E00 38 #define NIC0_QM0_GLBL_CFG1_PQF_FLUSH_MASK 0xF0000 40 #define NIC0_QM0_GLBL_CFG1_CQF_FLUSH_MASK 0x1F00000 [all …]
|
D | dma0_qm_masks.h | 23 #define DMA0_QM_GLBL_CFG0_PQF_EN_SHIFT 0 24 #define DMA0_QM_GLBL_CFG0_PQF_EN_MASK 0xF 26 #define DMA0_QM_GLBL_CFG0_CQF_EN_MASK 0x1F0 28 #define DMA0_QM_GLBL_CFG0_CP_EN_MASK 0x3E00 31 #define DMA0_QM_GLBL_CFG1_PQF_STOP_SHIFT 0 32 #define DMA0_QM_GLBL_CFG1_PQF_STOP_MASK 0xF 34 #define DMA0_QM_GLBL_CFG1_CQF_STOP_MASK 0x1F0 36 #define DMA0_QM_GLBL_CFG1_CP_STOP_MASK 0x3E00 38 #define DMA0_QM_GLBL_CFG1_PQF_FLUSH_MASK 0xF0000 40 #define DMA0_QM_GLBL_CFG1_CQF_FLUSH_MASK 0x1F00000 [all …]
|
/linux-6.12.1/arch/arm/boot/dts/allwinner/ |
D | suniv-f1c100s.dtsi | 17 #clock-cells = <0>; 24 #clock-cells = <0>; 33 #size-cells = <0>; 35 cpu@0 { 38 reg = <0x0>; 51 reg = <0x01c00000 0x30>; 58 reg = <0x00010000 0x1000>; 61 ranges = <0 0x00010000 0x1000>; 63 otg_sram: sram-section@0 { 66 reg = <0x0000 0x1000>; [all …]
|
12345678910>>...44