Home
last modified time | relevance | path

Searched +full:0 +full:x110a0000 (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/arch/riscv/boot/dts/renesas/
Dr9a07g043f.dtsi17 #size-cells = <0>;
20 cpu0: cpu@0 {
24 reg = <0x0>;
32 i-cache-size = <0x8000>;
33 i-cache-line-size = <0x40>;
34 d-cache-size = <0x8000>;
35 d-cache-line-size = <0x40>;
50 gpio-ranges = <&pinctrl 0 0 232>;
59 reg = <0 0x110a0000 0 0x20000>;
61 #address-cells = <0>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/interrupt-controller/
Drenesas,rzg2l-irqc.yaml42 const: 0
146 - const: ec7tie1-0
147 - const: ec7tie2-0
148 - const: ec7tiovf-0
211 reg = <0x110a0000 0x10000>;
213 #address-cells = <0>;
215 interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
274 "bus-err", "ec7tie1-0", "ec7tie2-0",
275 "ec7tiovf-0", "ec7tie1-1", "ec7tie2-1",
/linux-6.12.1/arch/arm64/boot/dts/renesas/
Dr9a07g043u.dtsi17 #size-cells = <0>;
19 cpu0: cpu@0 {
21 reg = <0>;
30 L3_CA55: cache-controller-0 {
33 cache-size = <0x40000>;
65 reg = <0 0x10830000 0 0x400>;
82 #size-cells = <0>;
86 #size-cells = <0>;
89 crucsi2: endpoint@0 {
90 reg = <0>;
[all …]
Dr9a07g054.dtsi18 #clock-cells = <0>;
20 clock-frequency = <0>;
25 #clock-cells = <0>;
27 clock-frequency = <0>;
33 #clock-cells = <0>;
34 clock-frequency = <0>;
40 #clock-cells = <0>;
42 clock-frequency = <0>;
45 cluster0_opp: opp-table-0 {
74 #size-cells = <0>;
[all …]
Dr9a07g044.dtsi18 #clock-cells = <0>;
20 clock-frequency = <0>;
25 #clock-cells = <0>;
27 clock-frequency = <0>;
33 #clock-cells = <0>;
34 clock-frequency = <0>;
40 #clock-cells = <0>;
42 clock-frequency = <0>;
45 cluster0_opp: opp-table-0 {
74 #size-cells = <0>;
[all …]
/linux-6.12.1/drivers/net/ethernet/microchip/sparx5/
Dsparx5_main.c55 { TARGET_CPU, 0, 0 }, /* 0x600000000 */
56 { TARGET_FDMA, 0x80000, 0 }, /* 0x600080000 */
57 { TARGET_PCEP, 0x400000, 0 }, /* 0x600400000 */
58 { TARGET_DEV2G5, 0x10004000, 1 }, /* 0x610004000 */
59 { TARGET_DEV5G, 0x10008000, 1 }, /* 0x610008000 */
60 { TARGET_PCS5G_BR, 0x1000c000, 1 }, /* 0x61000c000 */
61 { TARGET_DEV2G5 + 1, 0x10010000, 1 }, /* 0x610010000 */
62 { TARGET_DEV5G + 1, 0x10014000, 1 }, /* 0x610014000 */
63 { TARGET_PCS5G_BR + 1, 0x10018000, 1 }, /* 0x610018000 */
64 { TARGET_DEV2G5 + 2, 0x1001c000, 1 }, /* 0x61001c000 */
[all …]
/linux-6.12.1/arch/arm/boot/dts/rockchip/
Drk322x.dtsi30 #size-cells = <0>;
35 reg = <0xf00>;
47 reg = <0xf01>;
57 reg = <0xf02>;
67 reg = <0xf03>;
75 cpu0_opp_table: opp-table-0 {
131 #clock-cells = <0>;
141 reg = <0x100b0000 0x4000>;
148 pinctrl-0 = <&i2s1_bus>;
154 reg = <0x100c0000 0x4000>;
[all …]