Home
last modified time | relevance | path

Searched +full:0 +full:x04a00000 (Results 1 – 17 of 17) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/display/ti/
Dti,am65x-dss.yaml87 port@0:
125 port@0: false
146 reg = <0x04a00000 0x1000>, /* common */
147 <0x04a02000 0x1000>, /* vidl1 */
148 <0x04a06000 0x1000>, /* vid */
149 <0x04a07000 0x1000>, /* ovr1 */
150 <0x04a08000 0x1000>, /* ovr2 */
151 <0x04a0a000 0x1000>, /* vp1 */
152 <0x04a0b000 0x1000>, /* vp2 */
153 <0x04a01000 0x1000>; /* common1 */
[all …]
Dti,j721e-dss.yaml27 - description: common_s0 DSS Shared common 0
91 - description: common_s0 DSS Shared common 0
113 port@0:
159 reg = <0x04a00000 0x10000>, /* common_m */
160 <0x04a10000 0x10000>, /* common_s0*/
161 <0x04b00000 0x10000>, /* common_s1*/
162 <0x04b10000 0x10000>, /* common_s2*/
163 <0x04a20000 0x10000>, /* vidl1 */
164 <0x04a30000 0x10000>, /* vidl2 */
165 <0x04a50000 0x10000>, /* vid1 */
[all …]
/linux-6.12.1/arch/arm64/boot/dts/ti/
Dk3-am64-mcu.dtsi16 reg = <0x00 0x4800000 0x00 0x400>;
26 reg = <0x00 0x4810000 0x00 0x400>;
36 reg = <0x00 0x4820000 0x00 0x400>;
46 reg = <0x00 0x4830000 0x00 0x400>;
56 reg = <0x00 0x04a00000 0x00 0x100>;
59 clocks = <&k3_clks 149 0>;
66 reg = <0x00 0x04a10000 0x00 0x100>;
69 clocks = <&k3_clks 160 0>;
76 reg = <0x00 0x04900000 0x00 0x100>;
79 #size-cells = <0>;
[all …]
Dk3-am62-mcu.dtsi12 reg = <0x00 0x04084000 0x00 0x88>;
15 pinctrl-single,function-mask = <0xffffffff>;
21 reg = <0x00 0x4100000 0x00 0x1000>;
23 ti,esm-pins = <0>, <1>, <2>, <85>;
33 reg = <0x00 0x4800000 0x00 0x400>;
43 reg = <0x00 0x4810000 0x00 0x400>;
53 reg = <0x00 0x4820000 0x00 0x400>;
63 reg = <0x00 0x4830000 0x00 0x400>;
73 reg = <0x00 0x04a00000 0x00 0x100>;
76 clocks = <&k3_clks 149 0>;
[all …]
Dk3-am62a-mcu.dtsi11 reg = <0x00 0x04084000 0x00 0x88>;
14 pinctrl-single,function-mask = <0xffffffff>;
20 reg = <0x0 0x4100000 0x0 0x1000>;
23 ti,esm-pins = <0>, <1>, <2>, <85>;
33 reg = <0x00 0x4800000 0x00 0x400>;
43 reg = <0x00 0x4810000 0x00 0x400>;
53 reg = <0x00 0x4820000 0x00 0x400>;
63 reg = <0x00 0x4830000 0x00 0x400>;
73 reg = <0x00 0x04a00000 0x00 0x100>;
76 clocks = <&k3_clks 149 0>;
[all …]
Dk3-am62p-j722s-common-mcu.dtsi11 reg = <0x00 0x04084000 0x00 0x88>;
14 pinctrl-single,function-mask = <0xffffffff>;
16 <&mcu_pmx_range 0 21 PIN_GPIO_RANGE_IOPAD>,
28 reg = <0x00 0x4100000 0x00 0x1000>;
31 ti,esm-pins = <0>, <1>, <2>, <85>, <86>;
41 reg = <0x00 0x4800000 0x00 0x400>;
51 reg = <0x00 0x4810000 0x00 0x400>;
61 reg = <0x00 0x4820000 0x00 0x400>;
71 reg = <0x00 0x4830000 0x00 0x400>;
81 reg = <0x00 0x04a00000 0x00 0x100>;
[all …]
Dk3-am65-main.dtsi12 reg = <0x0 0x70000000 0x0 0x200000>;
15 ranges = <0x0 0x0 0x70000000 0x200000>;
17 atf-sram@0 {
18 reg = <0x0 0x20000>;
22 reg = <0xf0000 0x10000>;
26 reg = <0x100000 0x100000>;
37 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */
38 <0x00 0x01880000 0x00 0x90000>, /* GICR */
39 <0x00 0x6f000000 0x00 0x2000>, /* GICC */
40 <0x00 0x6f010000 0x00 0x1000>, /* GICH */
[all …]
Dk3-j721s2-main.dtsi13 #clock-cells = <0>;
15 clock-frequency = <0>;
22 reg = <0x0 0x70000000 0x0 0x400000>;
25 ranges = <0x0 0x0 0x70000000 0x400000>;
27 atf-sram@0 {
28 reg = <0x0 0x20000>;
32 reg = <0x1f0000 0x10000>;
36 reg = <0x200000 0x200000>;
42 reg = <0x00 0x00104000 0x00 0x18000>;
45 ranges = <0x00 0x00 0x00104000 0x18000>;
[all …]
Dk3-j721e-main.dtsi15 #clock-cells = <0>;
17 clock-frequency = <0>;
21 #clock-cells = <0>;
23 clock-frequency = <0>;
30 reg = <0x0 0x70000000 0x0 0x800000>;
33 ranges = <0x0 0x0 0x70000000 0x800000>;
35 atf-sram@0 {
36 reg = <0x0 0x20000>;
42 reg = <0 0x00100000 0 0x1c000>; /* excludes pinctrl region */
45 ranges = <0x0 0x0 0x00100000 0x1c000>;
[all …]
Dk3-j784s4-main.dtsi16 #clock-cells = <0>;
26 reg = <0x00 0x70000000 0x00 0x800000>;
29 ranges = <0x00 0x00 0x70000000 0x800000>;
31 atf-sram@0 {
32 reg = <0x00 0x20000>;
36 reg = <0x1f0000 0x10000>;
40 reg = <0x200000 0x200000>;
46 reg = <0x00 0x00100000 0x00 0x1c000>;
49 ranges = <0x00 0x00 0x00100000 0x1c000>;
53 reg = <0x4034 0x4>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/display/msm/
Dhdmi.yaml91 port@0:
102 - port@0
188 reg = <0x04a00000 0x2f0>;
200 pinctrl-0 = <&hpd_active &ddc_active &cec_active>;
213 reg = <0x009a0000 0x50c>,
214 <0x00070000 0x6158>,
215 <0x009e0000 0xfff>;
238 pinctrl-0 = <&hdmi_hpd_active &hdmi_ddc_active>;
246 #size-cells = <0>;
248 port@0 {
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/include/
Daldebaran_ip_offset.h35 static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C20, 0x02408C00, 0, 0, 0, 0 } },
36 { { 0, 0, 0, 0, 0, 0 } },
37 { { 0, 0, 0, 0, 0, 0 } },
38 { { 0, 0, 0, 0, 0, 0 } },
39 { { 0, 0, 0, 0, 0, 0 } },
40 { { 0, 0, 0, 0, 0, 0 } },
41 { { 0, 0, 0, 0, 0, 0 } } } };
42 static const struct IP_BASE CLK_BASE = { { { { 0x00016C00, 0x02401800, 0, 0, 0, 0 } },
43 { { 0x00016E00, 0x02401C00, 0, 0, 0, 0 } },
44 { { 0x00017000, 0x02402000, 0, 0, 0, 0 } },
[all …]
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dsm6125.dtsi24 #clock-cells = <0>;
30 #clock-cells = <0>;
38 #size-cells = <0>;
40 CPU0: cpu@0 {
43 reg = <0x0 0x0>;
57 reg = <0x0 0x1>;
66 reg = <0x0 0x2>;
75 reg = <0x0 0x3>;
84 reg = <0x0 0x100>;
98 reg = <0x0 0x101>;
[all …]
Dqcm2290.dtsi31 #clock-cells = <0>;
37 #clock-cells = <0>;
43 #size-cells = <0>;
45 CPU0: cpu@0 {
48 reg = <0x0 0x0>;
49 clocks = <&cpufreq_hw 0>;
54 qcom,freq-domain = <&cpufreq_hw 0>;
67 reg = <0x0 0x1>;
68 clocks = <&cpufreq_hw 0>;
73 qcom,freq-domain = <&cpufreq_hw 0>;
[all …]
Dsm6375.dtsi27 #clock-cells = <0>;
33 #clock-cells = <0>;
39 #size-cells = <0>;
41 CPU0: cpu@0 {
44 reg = <0x0 0x0>;
45 clocks = <&cpufreq_hw 0>;
48 qcom,freq-domain = <&cpufreq_hw 0>;
70 reg = <0x0 0x100>;
71 clocks = <&cpufreq_hw 0>;
74 qcom,freq-domain = <&cpufreq_hw 0>;
[all …]
Dsm6115.dtsi30 #clock-cells = <0>;
35 #clock-cells = <0>;
41 #size-cells = <0>;
43 CPU0: cpu@0 {
46 reg = <0x0 0x0>;
47 clocks = <&cpufreq_hw 0>;
52 qcom,freq-domain = <&cpufreq_hw 0>;
65 reg = <0x0 0x1>;
66 clocks = <&cpufreq_hw 0>;
71 qcom,freq-domain = <&cpufreq_hw 0>;
[all …]
/linux-6.12.1/arch/arm/boot/dts/qcom/
Dqcom-apq8064.dtsi25 reg = <0x80000000 0x200000>;
30 reg = <0x8f000000 0x700000>;
37 #size-cells = <0>;
39 CPU0: cpu@0 {
43 reg = <0>;
100 memory@0 {
102 reg = <0x0 0x0>;
111 coefficients = <1199 0>;
132 coefficients = <1132 0>;
153 coefficients = <1199 0>;
[all …]