Home
last modified time | relevance | path

Searched defs:_width (Results 1 – 25 of 52) sorted by relevance

123

/linux-6.12.1/drivers/clk/sunxi-ng/
Dccu_mux.h32 #define _SUNXI_CCU_MUX_TABLE(_shift, _width, _table) \ argument
39 #define _SUNXI_CCU_MUX(_shift, _width) \ argument
50 _reg, _shift, _width, _gate, \ argument
67 _width, _gate, _flags) \ argument
74 _reg, _shift, _width, _gate, \ argument
81 _shift, _width, _gate, _flags) \ argument
86 #define SUNXI_CCU_MUX(_struct, _name, _parents, _reg, _shift, _width, \ argument
92 _shift, _width, _gate, _flags) \ argument
106 _shift, _width, _flags) \ argument
111 _shift, _width, _gate, _flags) \ argument
Dccu_div.h43 #define _SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, _flags) \ argument
51 #define _SUNXI_CCU_DIV_TABLE(_shift, _width, _table) \ argument
54 #define _SUNXI_CCU_DIV_OFFSET_MAX_FLAGS(_shift, _width, _off, _max, _flags) \ argument
63 #define _SUNXI_CCU_DIV_MAX_FLAGS(_shift, _width, _max, _flags) \ argument
66 #define _SUNXI_CCU_DIV_FLAGS(_shift, _width, _flags) \ argument
69 #define _SUNXI_CCU_DIV_MAX(_shift, _width, _max) \ argument
72 #define _SUNXI_CCU_DIV_OFFSET(_shift, _width, _offset) \ argument
75 #define _SUNXI_CCU_DIV(_shift, _width) \ argument
88 _shift, _width, \ argument
105 _shift, _width, \ argument
[all …]
Dccu_mult.h17 #define _SUNXI_CCU_MULT_OFFSET_MIN_MAX(_shift, _width, _offset, _min, _max) \ argument
26 #define _SUNXI_CCU_MULT_MIN(_shift, _width, _min) \ argument
29 #define _SUNXI_CCU_MULT_OFFSET(_shift, _width, _offset) \ argument
32 #define _SUNXI_CCU_MULT(_shift, _width) \ argument
Dccu_phase.h20 #define SUNXI_CCU_PHASE(_struct, _name, _parent, _reg, _shift, _width, _flags) \ argument
/linux-6.12.1/drivers/clk/sprd/
Dmux.h32 #define _SPRD_MUX_CLK(_shift, _width, _table) \ argument
40 _reg, _shift, _width, _flags, _fn) \ argument
52 _reg, _shift, _width, _flags) \ argument
58 _shift, _width, _flags) \ argument
63 _reg, _shift, _width, _flags) \ argument
69 _shift, _width, _flags) \ argument
Ddiv.h28 #define _SPRD_DIV_CLK(_offset, _shift, _width) \ argument
41 _shift, _width, _flags, _fn) \ argument
53 _shift, _width, _flags) \ argument
58 _shift, _width, _flags) \ argument
63 _shift, _width, _flags) \ argument
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mux.h43 _mux_clr_ofs, _shift, _width, _gate, _upd_ofs, \ argument
63 _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ argument
72 _width, _gate, _upd_ofs, _upd, _flags, _ops) \ argument
82 _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ argument
91 _shift, _width, _gate, _upd_ofs, _upd, _flags) \ argument
98 _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ argument
107 _width, _gate, _upd_ofs, _upd) \ argument
114 _mux_set_ofs, _mux_clr_ofs, _shift, _width, \ argument
Dclk-mtk.h113 _width, _gate, _flags, _muxflags) { \ argument
132 #define MUX_GATE_FLAGS(_id, _name, _parents, _reg, _shift, _width, \ argument
141 #define MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate) \ argument
145 #define MUX(_id, _name, _parents, _reg, _shift, _width) \ argument
149 #define MUX_FLAGS(_id, _name, _parents, _reg, _shift, _width, _flags) { \ argument
196 #define DIV_ADJ(_id, _name, _parent, _reg, _shift, _width) { \ argument
Dclk-mt6795-topckgen.c21 #define TOP_MUX_GATE_NOSR(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
26 #define TOP_MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
Dclk-mt8173-topckgen.c22 #define TOP_MUX_GATE_NOSR(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
27 #define TOP_MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
Dclk-mt8167-apmixedsys.c77 #define DIV_ADJ_FLAG(_id, _name, _parent, _reg, _shift, _width, _flag) { \ argument
/linux-6.12.1/drivers/clk/actions/
Dowl-pll.h42 _width, _min_mul, _max_mul, _delay, _table) \ argument
56 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
71 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
85 _shift, _width, _min_mul, _max_mul, _delay, _table, \ argument
Dowl-mux.h27 #define OWL_MUX_HW(_reg, _shift, _width) \ argument
35 _shift, _width, _flags) \ argument
Dowl-divider.h29 #define OWL_DIVIDER_HW(_reg, _shift, _width, _div_flags, _table) \ argument
39 _shift, _width, _table, _div_flags, _flags) \ argument
Dowl-factor.h35 #define OWL_FACTOR_HW(_reg, _shift, _width, _fct_flags, _table) \ argument
45 _shift, _width, _table, _fct_flags, _flags) \ argument
/linux-6.12.1/drivers/clk/sophgo/
Dclk-sg2042-clkgen.c278 _r_ctrl, _shift, _width, \ argument
294 _r_ctrl, _shift, _width, \ argument
310 _r_ctrl, _shift, _width, \ argument
326 _r_ctrl, _shift, _width, \ argument
342 _r_ctrl, _shift, _width, \ argument
358 _r_ctrl, _shift, _width, \ argument
409 #define SG2042_MUX(_id, _name, _parents, _flags, _r_select, _shift, _width) { \ argument
/linux-6.12.1/drivers/clk/microchip/
Dclk-mpfs.c136 #define CLK_PLL(_id, _name, _parent, _shift, _width, _flags, _offset) { \ argument
175 #define CLK_PLL_OUT(_id, _name, _parent, _flags, _shift, _width, _offset) { \ argument
223 #define CLK_CFG(_id, _name, _parent, _shift, _width, _table, _flags, _offset) { \ argument
Dclk-mpfs-ccc.c101 #define CLK_CCC_PLL(_id, _parents, _shift, _width, _flags, _offset) { \ argument
124 #define CLK_CCC_OUT(_id, _shift, _width, _flags, _offset) { \ argument
/linux-6.12.1/drivers/clk/x86/
Dclk-cgu.h204 _shift, _width, _cf, _v) \ argument
219 #define LGM_DIV(_id, _name, _pname, _f, _reg, _shift, _width, \ argument
260 _shift, _width, _cf, _freq, _v) \ argument
280 _shift, _width, _cf, _v, _m, _d) \ argument
/linux-6.12.1/include/uapi/linux/
Dv4l2-dv-timings.h16 #define V4L2_INIT_BT_TIMINGS(_width, args...) \ argument
19 #define V4L2_INIT_BT_TIMINGS(_width, args...) \ argument
/linux-6.12.1/drivers/pinctrl/berlin/
Dberlin.h31 #define BERLIN_PINCTRL_GROUP(_name, _offset, _width, _lsb, ...) \ argument
/linux-6.12.1/drivers/clk/pistachio/
Dclk.h59 #define DIV(_id, _name, _pname, _reg, _width) \ argument
69 #define DIV_F(_id, _name, _pname, _reg, _width, _div_flags) \ argument
/linux-6.12.1/drivers/clk/bcm/
Dclk-kona.h291 #define DIVIDER(_offset, _shift, _width) \ argument
301 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
342 #define SELECTOR(_offset, _shift, _width) \ argument
/linux-6.12.1/drivers/clk/meson/
Daxg-audio.c56 #define AUD_DIV(_name, _reg, _shift, _width, _dflags, _pname, _iflags) { \ argument
108 #define AUD_TRIPHASE(_name, _reg, _width, _shift0, _shift1, _shift2, \ argument
136 #define AUD_PHASE(_name, _reg, _width, _shift, _pname, _iflags) { \ argument
153 #define AUD_SCLK_WS(_name, _reg, _width, _shift_ph, _shift_ws, _pname, \ argument
/linux-6.12.1/drivers/clk/qcom/
Dlcc-msm8960.c146 #define CLK_AIF_OSR_DIV_CLK(prefix, _ns, _width) \ argument

123