Home
last modified time | relevance | path

Searched defs:UVD_MPC_SET_MUXB0__VARB_3__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h619 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Duvd_3_1_sh_mask.h500 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT 0x12 macro
Duvd_4_0_sh_mask.h517 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT 0x00000012 macro
Duvd_4_2_sh_mask.h504 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT 0x12 macro
Duvd_5_0_sh_mask.h536 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT 0x12 macro
Duvd_6_0_sh_mask.h538 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT 0x12 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h1126 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Dvcn_2_5_sh_mask.h2867 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Dvcn_2_0_0_sh_mask.h2632 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Dvcn_2_6_0_sh_mask.h2859 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Dvcn_3_0_0_sh_mask.h3940 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Dvcn_4_0_5_sh_mask.h4057 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Dvcn_4_0_0_sh_mask.h4190 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro
Dvcn_4_0_3_sh_mask.h4233 #define UVD_MPC_SET_MUXB0__VARB_3__SHIFT … macro