Home
last modified time | relevance | path

Searched defs:UVD_MPC_SET_MUXB0__VARB_2__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h618 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Duvd_3_1_sh_mask.h498 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc macro
Duvd_4_0_sh_mask.h515 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0x0000000c macro
Duvd_4_2_sh_mask.h502 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc macro
Duvd_5_0_sh_mask.h534 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc macro
Duvd_6_0_sh_mask.h536 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h1125 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Dvcn_2_5_sh_mask.h2866 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Dvcn_2_0_0_sh_mask.h2631 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Dvcn_2_6_0_sh_mask.h2858 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Dvcn_3_0_0_sh_mask.h3939 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Dvcn_4_0_5_sh_mask.h4056 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Dvcn_4_0_0_sh_mask.h4189 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro
Dvcn_4_0_3_sh_mask.h4232 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT macro