Home
last modified time | relevance | path

Searched defs:UVD_MPC_SET_MUXA0__VARA_1__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h599 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Duvd_3_1_sh_mask.h480 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT 0x6 macro
Duvd_4_0_sh_mask.h497 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT 0x00000006 macro
Duvd_4_2_sh_mask.h484 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT 0x6 macro
Duvd_5_0_sh_mask.h516 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT 0x6 macro
Duvd_6_0_sh_mask.h518 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT 0x6 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h1106 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Dvcn_2_5_sh_mask.h2847 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Dvcn_2_0_0_sh_mask.h2612 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Dvcn_2_6_0_sh_mask.h2839 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Dvcn_3_0_0_sh_mask.h3920 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Dvcn_4_0_5_sh_mask.h4037 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Dvcn_4_0_0_sh_mask.h4170 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro
Dvcn_4_0_3_sh_mask.h4213 #define UVD_MPC_SET_MUXA0__VARA_1__SHIFT … macro