Home
last modified time | relevance | path

Searched defs:SDMA0_PHASE0_QUANTUM__VALUE__SHIFT (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/sdma0/
Dsdma0_4_1_sh_mask.h596 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT … macro
Dsdma0_4_0_sh_mask.h597 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Dsdma0_4_2_sh_mask.h599 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT … macro
Dsdma0_4_2_2_sh_mask.h605 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT … macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_0_sh_mask.h1014 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Doss_2_4_sh_mask.h1104 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Doss_3_0_1_sh_mask.h1124 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
Doss_3_0_sh_mask.h1630 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT 0x8 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/sdma/
Dsdma_4_4_0_sh_mask.h292 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT … macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_10_1_0_sh_mask.h311 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT … macro
Dgc_10_3_0_sh_mask.h312 #define SDMA0_PHASE0_QUANTUM__VALUE__SHIFT … macro