Lines Matching defs:v11_compute_mqd
674 struct v11_compute_mqd { struct
675 uint32_t header; // offset: 0 (0x0)
676 uint32_t compute_dispatch_initiator; // offset: 1 (0x1)
677 uint32_t compute_dim_x; // offset: 2 (0x2)
678 uint32_t compute_dim_y; // offset: 3 (0x3)
679 uint32_t compute_dim_z; // offset: 4 (0x4)
680 uint32_t compute_start_x; // offset: 5 (0x5)
681 uint32_t compute_start_y; // offset: 6 (0x6)
682 uint32_t compute_start_z; // offset: 7 (0x7)
683 uint32_t compute_num_thread_x; // offset: 8 (0x8)
684 uint32_t compute_num_thread_y; // offset: 9 (0x9)
685 uint32_t compute_num_thread_z; // offset: 10 (0xA)
686 uint32_t compute_pipelinestat_enable; // offset: 11 (0xB)
687 uint32_t compute_perfcount_enable; // offset: 12 (0xC)
688 uint32_t compute_pgm_lo; // offset: 13 (0xD)
689 uint32_t compute_pgm_hi; // offset: 14 (0xE)
690 uint32_t compute_dispatch_pkt_addr_lo; // offset: 15 (0xF)
691 uint32_t compute_dispatch_pkt_addr_hi; // offset: 16 (0x10)
692 uint32_t compute_dispatch_scratch_base_lo; // offset: 17 (0x11)
693 uint32_t compute_dispatch_scratch_base_hi; // offset: 18 (0x12)
694 uint32_t compute_pgm_rsrc1; // offset: 19 (0x13)
695 uint32_t compute_pgm_rsrc2; // offset: 20 (0x14)
696 uint32_t compute_vmid; // offset: 21 (0x15)
697 uint32_t compute_resource_limits; // offset: 22 (0x16)
698 uint32_t compute_static_thread_mgmt_se0; // offset: 23 (0x17)
699 uint32_t compute_static_thread_mgmt_se1; // offset: 24 (0x18)
700 uint32_t compute_tmpring_size; // offset: 25 (0x19)
701 uint32_t compute_static_thread_mgmt_se2; // offset: 26 (0x1A)
702 uint32_t compute_static_thread_mgmt_se3; // offset: 27 (0x1B)
703 uint32_t compute_restart_x; // offset: 28 (0x1C)
704 uint32_t compute_restart_y; // offset: 29 (0x1D)
705 uint32_t compute_restart_z; // offset: 30 (0x1E)
706 uint32_t compute_thread_trace_enable; // offset: 31 (0x1F)
707 uint32_t compute_misc_reserved; // offset: 32 (0x20)
708 uint32_t compute_dispatch_id; // offset: 33 (0x21)
709 uint32_t compute_threadgroup_id; // offset: 34 (0x22)
710 uint32_t compute_req_ctrl; // offset: 35 (0x23)
711 uint32_t reserved_36; // offset: 36 (0x24)
712 uint32_t compute_user_accum_0; // offset: 37 (0x25)
713 uint32_t compute_user_accum_1; // offset: 38 (0x26)
714 uint32_t compute_user_accum_2; // offset: 39 (0x27)
715 uint32_t compute_user_accum_3; // offset: 40 (0x28)
716 uint32_t compute_pgm_rsrc3; // offset: 41 (0x29)
717 uint32_t compute_ddid_index; // offset: 42 (0x2A)
718 uint32_t compute_shader_chksum; // offset: 43 (0x2B)
719 uint32_t compute_static_thread_mgmt_se4; // offset: 44 (0x2C)
720 uint32_t compute_static_thread_mgmt_se5; // offset: 45 (0x2D)
721 uint32_t compute_static_thread_mgmt_se6; // offset: 46 (0x2E)
722 uint32_t compute_static_thread_mgmt_se7; // offset: 47 (0x2F)
723 uint32_t compute_dispatch_interleave; // offset: 48 (0x30)
724 uint32_t compute_relaunch; // offset: 49 (0x31)
725 uint32_t compute_wave_restore_addr_lo; // offset: 50 (0x32)
726 uint32_t compute_wave_restore_addr_hi; // offset: 51 (0x33)
727 uint32_t compute_wave_restore_control; // offset: 52 (0x34)
728 uint32_t reserved_53; // offset: 53 (0x35)
729 uint32_t reserved_54; // offset: 54 (0x36)
730 uint32_t reserved_55; // offset: 55 (0x37)
731 uint32_t reserved_56; // offset: 56 (0x38)
732 uint32_t reserved_57; // offset: 57 (0x39)
733 uint32_t reserved_58; // offset: 58 (0x3A)
734 uint32_t reserved_59; // offset: 59 (0x3B)
735 uint32_t reserved_60; // offset: 60 (0x3C)
736 uint32_t reserved_61; // offset: 61 (0x3D)
737 uint32_t reserved_62; // offset: 62 (0x3E)
738 uint32_t reserved_63; // offset: 63 (0x3F)
739 uint32_t reserved_64; // offset: 64 (0x40)
740 uint32_t compute_user_data_0; // offset: 65 (0x41)
741 uint32_t compute_user_data_1; // offset: 66 (0x42)
742 uint32_t compute_user_data_2; // offset: 67 (0x43)
743 uint32_t compute_user_data_3; // offset: 68 (0x44)
744 uint32_t compute_user_data_4; // offset: 69 (0x45)
745 uint32_t compute_user_data_5; // offset: 70 (0x46)
746 uint32_t compute_user_data_6; // offset: 71 (0x47)
747 uint32_t compute_user_data_7; // offset: 72 (0x48)
748 uint32_t compute_user_data_8; // offset: 73 (0x49)
749 uint32_t compute_user_data_9; // offset: 74 (0x4A)
750 uint32_t compute_user_data_10; // offset: 75 (0x4B)
751 uint32_t compute_user_data_11; // offset: 76 (0x4C)
752 uint32_t compute_user_data_12; // offset: 77 (0x4D)
753 uint32_t compute_user_data_13; // offset: 78 (0x4E)
754 uint32_t compute_user_data_14; // offset: 79 (0x4F)
755 uint32_t compute_user_data_15; // offset: 80 (0x50)
756 uint32_t cp_compute_csinvoc_count_lo; // offset: 81 (0x51)
757 uint32_t cp_compute_csinvoc_count_hi; // offset: 82 (0x52)
758 uint32_t reserved_83; // offset: 83 (0x53)
759 uint32_t reserved_84; // offset: 84 (0x54)
760 uint32_t reserved_85; // offset: 85 (0x55)
761 uint32_t cp_mqd_query_time_lo; // offset: 86 (0x56)
762 uint32_t cp_mqd_query_time_hi; // offset: 87 (0x57)
763 uint32_t cp_mqd_connect_start_time_lo; // offset: 88 (0x58)
764 uint32_t cp_mqd_connect_start_time_hi; // offset: 89 (0x59)
765 uint32_t cp_mqd_connect_end_time_lo; // offset: 90 (0x5A)
766 uint32_t cp_mqd_connect_end_time_hi; // offset: 91 (0x5B)
767 uint32_t cp_mqd_connect_end_wf_count; // offset: 92 (0x5C)
768 uint32_t cp_mqd_connect_end_pq_rptr; // offset: 93 (0x5D)
769 uint32_t cp_mqd_connect_end_pq_wptr; // offset: 94 (0x5E)
770 uint32_t cp_mqd_connect_end_ib_rptr; // offset: 95 (0x5F)
771 uint32_t cp_mqd_readindex_lo; // offset: 96 (0x60)
772 uint32_t cp_mqd_readindex_hi; // offset: 97 (0x61)
773 uint32_t cp_mqd_save_start_time_lo; // offset: 98 (0x62)
774 uint32_t cp_mqd_save_start_time_hi; // offset: 99 (0x63)
775 uint32_t cp_mqd_save_end_time_lo; // offset: 100 (0x64)
776 uint32_t cp_mqd_save_end_time_hi; // offset: 101 (0x65)
777 uint32_t cp_mqd_restore_start_time_lo; // offset: 102 (0x66)
778 uint32_t cp_mqd_restore_start_time_hi; // offset: 103 (0x67)
779 uint32_t cp_mqd_restore_end_time_lo; // offset: 104 (0x68)
780 uint32_t cp_mqd_restore_end_time_hi; // offset: 105 (0x69)
781 uint32_t disable_queue; // offset: 106 (0x6A)
782 uint32_t reserved_107; // offset: 107 (0x6B)
783 uint32_t gds_cs_ctxsw_cnt0; // offset: 108 (0x6C)
784 uint32_t gds_cs_ctxsw_cnt1; // offset: 109 (0x6D)
785 uint32_t gds_cs_ctxsw_cnt2; // offset: 110 (0x6E)
786 uint32_t gds_cs_ctxsw_cnt3; // offset: 111 (0x6F)
787 uint32_t reserved_112; // offset: 112 (0x70)
788 uint32_t reserved_113; // offset: 113 (0x71)
789 uint32_t cp_pq_exe_status_lo; // offset: 114 (0x72)
790 uint32_t cp_pq_exe_status_hi; // offset: 115 (0x73)
791 uint32_t cp_packet_id_lo; // offset: 116 (0x74)
792 uint32_t cp_packet_id_hi; // offset: 117 (0x75)
793 uint32_t cp_packet_exe_status_lo; // offset: 118 (0x76)
794 uint32_t cp_packet_exe_status_hi; // offset: 119 (0x77)
795 uint32_t gds_save_base_addr_lo; // offset: 120 (0x78)
796 uint32_t gds_save_base_addr_hi; // offset: 121 (0x79)
797 uint32_t gds_save_mask_lo; // offset: 122 (0x7A)
798 uint32_t gds_save_mask_hi; // offset: 123 (0x7B)
799 uint32_t ctx_save_base_addr_lo; // offset: 124 (0x7C)
800 uint32_t ctx_save_base_addr_hi; // offset: 125 (0x7D)
801 uint32_t reserved_126; // offset: 126 (0x7E)
802 uint32_t reserved_127; // offset: 127 (0x7F)
803 uint32_t cp_mqd_base_addr_lo; // offset: 128 (0x80)
804 uint32_t cp_mqd_base_addr_hi; // offset: 129 (0x81)
805 uint32_t cp_hqd_active; // offset: 130 (0x82)
806 uint32_t cp_hqd_vmid; // offset: 131 (0x83)
807 uint32_t cp_hqd_persistent_state; // offset: 132 (0x84)
808 uint32_t cp_hqd_pipe_priority; // offset: 133 (0x85)
809 uint32_t cp_hqd_queue_priority; // offset: 134 (0x86)
810 uint32_t cp_hqd_quantum; // offset: 135 (0x87)
811 uint32_t cp_hqd_pq_base_lo; // offset: 136 (0x88)
812 uint32_t cp_hqd_pq_base_hi; // offset: 137 (0x89)
813 uint32_t cp_hqd_pq_rptr; // offset: 138 (0x8A)
814 uint32_t cp_hqd_pq_rptr_report_addr_lo; // offset: 139 (0x8B)
815 uint32_t cp_hqd_pq_rptr_report_addr_hi; // offset: 140 (0x8C)
816 uint32_t cp_hqd_pq_wptr_poll_addr_lo; // offset: 141 (0x8D)
817 uint32_t cp_hqd_pq_wptr_poll_addr_hi; // offset: 142 (0x8E)
818 uint32_t cp_hqd_pq_doorbell_control; // offset: 143 (0x8F)
819 uint32_t reserved_144; // offset: 144 (0x90)
820 uint32_t cp_hqd_pq_control; // offset: 145 (0x91)
821 uint32_t cp_hqd_ib_base_addr_lo; // offset: 146 (0x92)
822 uint32_t cp_hqd_ib_base_addr_hi; // offset: 147 (0x93)
823 uint32_t cp_hqd_ib_rptr; // offset: 148 (0x94)
824 uint32_t cp_hqd_ib_control; // offset: 149 (0x95)
825 uint32_t cp_hqd_iq_timer; // offset: 150 (0x96)
826 uint32_t cp_hqd_iq_rptr; // offset: 151 (0x97)
827 uint32_t cp_hqd_dequeue_request; // offset: 152 (0x98)
828 uint32_t cp_hqd_dma_offload; // offset: 153 (0x99)
829 uint32_t cp_hqd_sema_cmd; // offset: 154 (0x9A)
830 uint32_t cp_hqd_msg_type; // offset: 155 (0x9B)
831 uint32_t cp_hqd_atomic0_preop_lo; // offset: 156 (0x9C)
832 uint32_t cp_hqd_atomic0_preop_hi; // offset: 157 (0x9D)
833 uint32_t cp_hqd_atomic1_preop_lo; // offset: 158 (0x9E)
834 uint32_t cp_hqd_atomic1_preop_hi; // offset: 159 (0x9F)
835 uint32_t cp_hqd_hq_status0; // offset: 160 (0xA0)
836 uint32_t cp_hqd_hq_control0; // offset: 161 (0xA1)
837 uint32_t cp_mqd_control; // offset: 162 (0xA2)
838 uint32_t cp_hqd_hq_status1; // offset: 163 (0xA3)
839 uint32_t cp_hqd_hq_control1; // offset: 164 (0xA4)
840 uint32_t cp_hqd_eop_base_addr_lo; // offset: 165 (0xA5)
841 uint32_t cp_hqd_eop_base_addr_hi; // offset: 166 (0xA6)
842 uint32_t cp_hqd_eop_control; // offset: 167 (0xA7)
843 uint32_t cp_hqd_eop_rptr; // offset: 168 (0xA8)
844 uint32_t cp_hqd_eop_wptr; // offset: 169 (0xA9)
845 uint32_t cp_hqd_eop_done_events; // offset: 170 (0xAA)
846 uint32_t cp_hqd_ctx_save_base_addr_lo; // offset: 171 (0xAB)
847 uint32_t cp_hqd_ctx_save_base_addr_hi; // offset: 172 (0xAC)
848 uint32_t cp_hqd_ctx_save_control; // offset: 173 (0xAD)
849 uint32_t cp_hqd_cntl_stack_offset; // offset: 174 (0xAE)
850 uint32_t cp_hqd_cntl_stack_size; // offset: 175 (0xAF)
851 uint32_t cp_hqd_wg_state_offset; // offset: 176 (0xB0)
852 uint32_t cp_hqd_ctx_save_size; // offset: 177 (0xB1)
853 uint32_t cp_hqd_gds_resource_state; // offset: 178 (0xB2)
854 uint32_t cp_hqd_error; // offset: 179 (0xB3)
855 uint32_t cp_hqd_eop_wptr_mem; // offset: 180 (0xB4)
856 uint32_t cp_hqd_aql_control; // offset: 181 (0xB5)
857 uint32_t cp_hqd_pq_wptr_lo; // offset: 182 (0xB6)
858 uint32_t cp_hqd_pq_wptr_hi; // offset: 183 (0xB7)
859 uint32_t reserved_184; // offset: 184 (0xB8)
860 uint32_t reserved_185; // offset: 185 (0xB9)
861 uint32_t reserved_186; // offset: 186 (0xBA)
862 uint32_t reserved_187; // offset: 187 (0xBB)
863 uint32_t reserved_188; // offset: 188 (0xBC)
864 uint32_t reserved_189; // offset: 189 (0xBD)
865 uint32_t reserved_190; // offset: 190 (0xBE)
866 uint32_t reserved_191; // offset: 191 (0xBF)
867 uint32_t iqtimer_pkt_header; // offset: 192 (0xC0)
868 uint32_t iqtimer_pkt_dw0; // offset: 193 (0xC1)
869 uint32_t iqtimer_pkt_dw1; // offset: 194 (0xC2)
870 uint32_t iqtimer_pkt_dw2; // offset: 195 (0xC3)
871 uint32_t iqtimer_pkt_dw3; // offset: 196 (0xC4)
872 uint32_t iqtimer_pkt_dw4; // offset: 197 (0xC5)
873 uint32_t iqtimer_pkt_dw5; // offset: 198 (0xC6)
874 uint32_t iqtimer_pkt_dw6; // offset: 199 (0xC7)
875 uint32_t iqtimer_pkt_dw7; // offset: 200 (0xC8)
876 uint32_t iqtimer_pkt_dw8; // offset: 201 (0xC9)
877 uint32_t iqtimer_pkt_dw9; // offset: 202 (0xCA)
878 uint32_t iqtimer_pkt_dw10; // offset: 203 (0xCB)
879 uint32_t iqtimer_pkt_dw11; // offset: 204 (0xCC)
880 uint32_t iqtimer_pkt_dw12; // offset: 205 (0xCD)
881 uint32_t iqtimer_pkt_dw13; // offset: 206 (0xCE)
882 uint32_t iqtimer_pkt_dw14; // offset: 207 (0xCF)
883 uint32_t iqtimer_pkt_dw15; // offset: 208 (0xD0)
884 uint32_t iqtimer_pkt_dw16; // offset: 209 (0xD1)
885 uint32_t iqtimer_pkt_dw17; // offset: 210 (0xD2)
886 uint32_t iqtimer_pkt_dw18; // offset: 211 (0xD3)
887 uint32_t iqtimer_pkt_dw19; // offset: 212 (0xD4)
888 uint32_t iqtimer_pkt_dw20; // offset: 213 (0xD5)
889 uint32_t iqtimer_pkt_dw21; // offset: 214 (0xD6)
890 uint32_t iqtimer_pkt_dw22; // offset: 215 (0xD7)
891 uint32_t iqtimer_pkt_dw23; // offset: 216 (0xD8)
892 uint32_t iqtimer_pkt_dw24; // offset: 217 (0xD9)
893 uint32_t iqtimer_pkt_dw25; // offset: 218 (0xDA)
894 uint32_t iqtimer_pkt_dw26; // offset: 219 (0xDB)
895 uint32_t iqtimer_pkt_dw27; // offset: 220 (0xDC)
896 uint32_t iqtimer_pkt_dw28; // offset: 221 (0xDD)
897 uint32_t iqtimer_pkt_dw29; // offset: 222 (0xDE)
898 uint32_t iqtimer_pkt_dw30; // offset: 223 (0xDF)
899 uint32_t iqtimer_pkt_dw31; // offset: 224 (0xE0)
900 uint32_t reserved_225; // offset: 225 (0xE1)
901 uint32_t reserved_226; // offset: 226 (0xE2)
902 uint32_t reserved_227; // offset: 227 (0xE3)
903 uint32_t set_resources_header; // offset: 228 (0xE4)
904 uint32_t set_resources_dw1; // offset: 229 (0xE5)
905 uint32_t set_resources_dw2; // offset: 230 (0xE6)
906 uint32_t set_resources_dw3; // offset: 231 (0xE7)
907 uint32_t set_resources_dw4; // offset: 232 (0xE8)
908 uint32_t set_resources_dw5; // offset: 233 (0xE9)
909 uint32_t set_resources_dw6; // offset: 234 (0xEA)
910 uint32_t set_resources_dw7; // offset: 235 (0xEB)
911 uint32_t reserved_236; // offset: 236 (0xEC)
912 uint32_t reserved_237; // offset: 237 (0xED)
913 uint32_t reserved_238; // offset: 238 (0xEE)
914 uint32_t reserved_239; // offset: 239 (0xEF)
915 uint32_t queue_doorbell_id0; // offset: 240 (0xF0)
916 uint32_t queue_doorbell_id1; // offset: 241 (0xF1)
917 uint32_t queue_doorbell_id2; // offset: 242 (0xF2)
918 uint32_t queue_doorbell_id3; // offset: 243 (0xF3)
919 uint32_t queue_doorbell_id4; // offset: 244 (0xF4)
920 uint32_t queue_doorbell_id5; // offset: 245 (0xF5)
921 uint32_t queue_doorbell_id6; // offset: 246 (0xF6)
922 uint32_t queue_doorbell_id7; // offset: 247 (0xF7)
923 uint32_t queue_doorbell_id8; // offset: 248 (0xF8)
924 uint32_t queue_doorbell_id9; // offset: 249 (0xF9)
925 uint32_t queue_doorbell_id10; // offset: 250 (0xFA)
926 uint32_t queue_doorbell_id11; // offset: 251 (0xFB)
927 uint32_t queue_doorbell_id12; // offset: 252 (0xFC)
928 uint32_t queue_doorbell_id13; // offset: 253 (0xFD)
929 uint32_t queue_doorbell_id14; // offset: 254 (0xFE)
930 uint32_t queue_doorbell_id15; // offset: 255 (0xFF)
931 uint32_t control_buf_addr_lo; // offset: 256 (0x100)
932 uint32_t control_buf_addr_hi; // offset: 257 (0x101)
933 uint32_t control_buf_wptr_lo; // offset: 258 (0x102)
934 uint32_t control_buf_wptr_hi; // offset: 259 (0x103)
935 uint32_t control_buf_dptr_lo; // offset: 260 (0x104)
936 uint32_t control_buf_dptr_hi; // offset: 261 (0x105)
937 uint32_t control_buf_num_entries; // offset: 262 (0x106)
938 uint32_t draw_ring_addr_lo; // offset: 263 (0x107)
939 uint32_t draw_ring_addr_hi; // offset: 264 (0x108)
940 uint32_t reserved_265; // offset: 265 (0x109)
941 uint32_t reserved_266; // offset: 266 (0x10A)
942 uint32_t reserved_267; // offset: 267 (0x10B)
943 uint32_t reserved_268; // offset: 268 (0x10C)
944 uint32_t reserved_269; // offset: 269 (0x10D)
945 uint32_t reserved_270; // offset: 270 (0x10E)
946 uint32_t reserved_271; // offset: 271 (0x10F)
947 uint32_t reserved_272; // offset: 272 (0x110)
948 uint32_t reserved_273; // offset: 273 (0x111)
949 uint32_t reserved_274; // offset: 274 (0x112)
950 uint32_t reserved_275; // offset: 275 (0x113)
951 uint32_t reserved_276; // offset: 276 (0x114)
952 uint32_t reserved_277; // offset: 277 (0x115)
953 uint32_t reserved_278; // offset: 278 (0x116)
954 uint32_t reserved_279; // offset: 279 (0x117)
955 uint32_t reserved_280; // offset: 280 (0x118)
956 uint32_t reserved_281; // offset: 281 (0x119)
957 uint32_t reserved_282; // offset: 282 (0x11A)
958 uint32_t reserved_283; // offset: 283 (0x11B)
959 uint32_t reserved_284; // offset: 284 (0x11C)
960 uint32_t reserved_285; // offset: 285 (0x11D)
961 uint32_t reserved_286; // offset: 286 (0x11E)
962 uint32_t reserved_287; // offset: 287 (0x11F)
963 uint32_t reserved_288; // offset: 288 (0x120)
964 uint32_t reserved_289; // offset: 289 (0x121)
965 uint32_t reserved_290; // offset: 290 (0x122)
966 uint32_t reserved_291; // offset: 291 (0x123)
967 uint32_t reserved_292; // offset: 292 (0x124)
968 uint32_t reserved_293; // offset: 293 (0x125)
969 uint32_t reserved_294; // offset: 294 (0x126)
970 uint32_t reserved_295; // offset: 295 (0x127)
971 uint32_t reserved_296; // offset: 296 (0x128)
972 uint32_t reserved_297; // offset: 297 (0x129)
973 uint32_t reserved_298; // offset: 298 (0x12A)
974 uint32_t reserved_299; // offset: 299 (0x12B)
975 uint32_t reserved_300; // offset: 300 (0x12C)
976 uint32_t reserved_301; // offset: 301 (0x12D)
977 uint32_t reserved_302; // offset: 302 (0x12E)
978 uint32_t reserved_303; // offset: 303 (0x12F)
979 uint32_t reserved_304; // offset: 304 (0x130)
980 uint32_t reserved_305; // offset: 305 (0x131)
981 uint32_t reserved_306; // offset: 306 (0x132)
982 uint32_t reserved_307; // offset: 307 (0x133)
983 uint32_t reserved_308; // offset: 308 (0x134)
984 uint32_t reserved_309; // offset: 309 (0x135)
985 uint32_t reserved_310; // offset: 310 (0x136)
986 uint32_t reserved_311; // offset: 311 (0x137)
987 uint32_t reserved_312; // offset: 312 (0x138)
988 uint32_t reserved_313; // offset: 313 (0x139)
989 uint32_t reserved_314; // offset: 314 (0x13A)
990 uint32_t reserved_315; // offset: 315 (0x13B)
991 uint32_t reserved_316; // offset: 316 (0x13C)
992 uint32_t reserved_317; // offset: 317 (0x13D)
993 uint32_t reserved_318; // offset: 318 (0x13E)
994 uint32_t reserved_319; // offset: 319 (0x13F)
995 uint32_t reserved_320; // offset: 320 (0x140)
996 uint32_t reserved_321; // offset: 321 (0x141)
997 uint32_t reserved_322; // offset: 322 (0x142)
998 uint32_t reserved_323; // offset: 323 (0x143)
999 uint32_t reserved_324; // offset: 324 (0x144)
1000 uint32_t reserved_325; // offset: 325 (0x145)
1001 uint32_t reserved_326; // offset: 326 (0x146)
1002 uint32_t reserved_327; // offset: 327 (0x147)
1003 uint32_t reserved_328; // offset: 328 (0x148)
1004 uint32_t reserved_329; // offset: 329 (0x149)
1005 uint32_t reserved_330; // offset: 330 (0x14A)
1006 uint32_t reserved_331; // offset: 331 (0x14B)
1007 uint32_t reserved_332; // offset: 332 (0x14C)
1008 uint32_t reserved_333; // offset: 333 (0x14D)
1009 uint32_t reserved_334; // offset: 334 (0x14E)
1010 uint32_t reserved_335; // offset: 335 (0x14F)
1011 uint32_t reserved_336; // offset: 336 (0x150)
1012 uint32_t reserved_337; // offset: 337 (0x151)
1013 uint32_t reserved_338; // offset: 338 (0x152)
1014 uint32_t reserved_339; // offset: 339 (0x153)
1015 uint32_t reserved_340; // offset: 340 (0x154)
1016 uint32_t reserved_341; // offset: 341 (0x155)
1017 uint32_t reserved_342; // offset: 342 (0x156)
1018 uint32_t reserved_343; // offset: 343 (0x157)
1019 uint32_t reserved_344; // offset: 344 (0x158)
1020 uint32_t reserved_345; // offset: 345 (0x159)
1021 uint32_t reserved_346; // offset: 346 (0x15A)
1022 uint32_t reserved_347; // offset: 347 (0x15B)
1023 uint32_t reserved_348; // offset: 348 (0x15C)
1024 uint32_t reserved_349; // offset: 349 (0x15D)
1025 uint32_t reserved_350; // offset: 350 (0x15E)
1026 uint32_t reserved_351; // offset: 351 (0x15F)
1027 uint32_t reserved_352; // offset: 352 (0x160)
1028 uint32_t reserved_353; // offset: 353 (0x161)
1029 uint32_t reserved_354; // offset: 354 (0x162)
1030 uint32_t reserved_355; // offset: 355 (0x163)
1031 uint32_t reserved_356; // offset: 356 (0x164)
1032 uint32_t reserved_357; // offset: 357 (0x165)
1033 uint32_t reserved_358; // offset: 358 (0x166)
1034 uint32_t reserved_359; // offset: 359 (0x167)
1035 uint32_t reserved_360; // offset: 360 (0x168)
1036 uint32_t reserved_361; // offset: 361 (0x169)
1037 uint32_t reserved_362; // offset: 362 (0x16A)
1038 uint32_t reserved_363; // offset: 363 (0x16B)
1039 uint32_t reserved_364; // offset: 364 (0x16C)
1040 uint32_t reserved_365; // offset: 365 (0x16D)
1041 uint32_t reserved_366; // offset: 366 (0x16E)
1042 uint32_t reserved_367; // offset: 367 (0x16F)
1043 uint32_t reserved_368; // offset: 368 (0x170)
1044 uint32_t reserved_369; // offset: 369 (0x171)
1045 uint32_t reserved_370; // offset: 370 (0x172)
1046 uint32_t reserved_371; // offset: 371 (0x173)
1047 uint32_t reserved_372; // offset: 372 (0x174)
1048 uint32_t reserved_373; // offset: 373 (0x175)
1049 uint32_t reserved_374; // offset: 374 (0x176)
1050 uint32_t reserved_375; // offset: 375 (0x177)
1051 uint32_t reserved_376; // offset: 376 (0x178)
1052 uint32_t reserved_377; // offset: 377 (0x179)
1053 uint32_t reserved_378; // offset: 378 (0x17A)
1054 uint32_t reserved_379; // offset: 379 (0x17B)
1055 uint32_t reserved_380; // offset: 380 (0x17C)
1056 uint32_t reserved_381; // offset: 381 (0x17D)
1057 uint32_t reserved_382; // offset: 382 (0x17E)
1058 uint32_t reserved_383; // offset: 383 (0x17F)
1059 uint32_t reserved_384; // offset: 384 (0x180)
1060 uint32_t reserved_385; // offset: 385 (0x181)
1061 uint32_t reserved_386; // offset: 386 (0x182)
1062 uint32_t reserved_387; // offset: 387 (0x183)
1063 uint32_t reserved_388; // offset: 388 (0x184)
1064 uint32_t reserved_389; // offset: 389 (0x185)
1065 uint32_t reserved_390; // offset: 390 (0x186)
1066 uint32_t reserved_391; // offset: 391 (0x187)
1067 uint32_t reserved_392; // offset: 392 (0x188)
1068 uint32_t reserved_393; // offset: 393 (0x189)
1069 uint32_t reserved_394; // offset: 394 (0x18A)
1070 uint32_t reserved_395; // offset: 395 (0x18B)
1071 uint32_t reserved_396; // offset: 396 (0x18C)
1072 uint32_t reserved_397; // offset: 397 (0x18D)
1073 uint32_t reserved_398; // offset: 398 (0x18E)
1074 uint32_t reserved_399; // offset: 399 (0x18F)
1075 uint32_t reserved_400; // offset: 400 (0x190)
1076 uint32_t reserved_401; // offset: 401 (0x191)
1077 uint32_t reserved_402; // offset: 402 (0x192)
1078 uint32_t reserved_403; // offset: 403 (0x193)
1079 uint32_t reserved_404; // offset: 404 (0x194)
1080 uint32_t reserved_405; // offset: 405 (0x195)
1081 uint32_t reserved_406; // offset: 406 (0x196)
1082 uint32_t reserved_407; // offset: 407 (0x197)
1083 uint32_t reserved_408; // offset: 408 (0x198)
1084 uint32_t reserved_409; // offset: 409 (0x199)
1085 uint32_t reserved_410; // offset: 410 (0x19A)
1086 uint32_t reserved_411; // offset: 411 (0x19B)
1087 uint32_t reserved_412; // offset: 412 (0x19C)
1088 uint32_t reserved_413; // offset: 413 (0x19D)
1089 uint32_t reserved_414; // offset: 414 (0x19E)
1090 uint32_t reserved_415; // offset: 415 (0x19F)
1091 uint32_t reserved_416; // offset: 416 (0x1A0)
1092 uint32_t reserved_417; // offset: 417 (0x1A1)
1093 uint32_t reserved_418; // offset: 418 (0x1A2)
1094 uint32_t reserved_419; // offset: 419 (0x1A3)
1095 uint32_t reserved_420; // offset: 420 (0x1A4)
1096 uint32_t reserved_421; // offset: 421 (0x1A5)
1097 uint32_t reserved_422; // offset: 422 (0x1A6)
1098 uint32_t reserved_423; // offset: 423 (0x1A7)
1099 uint32_t reserved_424; // offset: 424 (0x1A8)
1100 uint32_t reserved_425; // offset: 425 (0x1A9)
1101 uint32_t reserved_426; // offset: 426 (0x1AA)
1102 uint32_t reserved_427; // offset: 427 (0x1AB)
1103 uint32_t reserved_428; // offset: 428 (0x1AC)
1104 uint32_t reserved_429; // offset: 429 (0x1AD)
1105 uint32_t reserved_430; // offset: 430 (0x1AE)
1106 uint32_t reserved_431; // offset: 431 (0x1AF)
1107 uint32_t reserved_432; // offset: 432 (0x1B0)
1108 uint32_t reserved_433; // offset: 433 (0x1B1)
1109 uint32_t reserved_434; // offset: 434 (0x1B2)
1110 uint32_t reserved_435; // offset: 435 (0x1B3)
1111 uint32_t reserved_436; // offset: 436 (0x1B4)
1112 uint32_t reserved_437; // offset: 437 (0x1B5)
1113 uint32_t reserved_438; // offset: 438 (0x1B6)
1114 uint32_t reserved_439; // offset: 439 (0x1B7)
1115 uint32_t reserved_440; // offset: 440 (0x1B8)
1116 uint32_t reserved_441; // offset: 441 (0x1B9)
1117 uint32_t reserved_442; // offset: 442 (0x1BA)
1118 uint32_t reserved_443; // offset: 443 (0x1BB)
1119 uint32_t reserved_444; // offset: 444 (0x1BC)
1120 uint32_t reserved_445; // offset: 445 (0x1BD)
1121 uint32_t reserved_446; // offset: 446 (0x1BE)
1122 uint32_t reserved_447; // offset: 447 (0x1BF)
1123 uint32_t gws_0_val; // offset: 448 (0x1C0)
1124 uint32_t gws_1_val; // offset: 449 (0x1C1)
1125 uint32_t gws_2_val; // offset: 450 (0x1C2)
1126 uint32_t gws_3_val; // offset: 451 (0x1C3)
1127 uint32_t gws_4_val; // offset: 452 (0x1C4)
1128 uint32_t gws_5_val; // offset: 453 (0x1C5)
1129 uint32_t gws_6_val; // offset: 454 (0x1C6)
1130 uint32_t gws_7_val; // offset: 455 (0x1C7)
1131 uint32_t gws_8_val; // offset: 456 (0x1C8)
1132 uint32_t gws_9_val; // offset: 457 (0x1C9)
1133 uint32_t gws_10_val; // offset: 458 (0x1CA)
1134 uint32_t gws_11_val; // offset: 459 (0x1CB)
1135 uint32_t gws_12_val; // offset: 460 (0x1CC)
1136 uint32_t gws_13_val; // offset: 461 (0x1CD)
1137 uint32_t gws_14_val; // offset: 462 (0x1CE)
1138 uint32_t gws_15_val; // offset: 463 (0x1CF)
1139 uint32_t gws_16_val; // offset: 464 (0x1D0)
1140 uint32_t gws_17_val; // offset: 465 (0x1D1)
1141 uint32_t gws_18_val; // offset: 466 (0x1D2)
1142 uint32_t gws_19_val; // offset: 467 (0x1D3)
1143 uint32_t gws_20_val; // offset: 468 (0x1D4)
1144 uint32_t gws_21_val; // offset: 469 (0x1D5)
1145 uint32_t gws_22_val; // offset: 470 (0x1D6)
1146 uint32_t gws_23_val; // offset: 471 (0x1D7)
1147 uint32_t gws_24_val; // offset: 472 (0x1D8)
1148 uint32_t gws_25_val; // offset: 473 (0x1D9)
1149 uint32_t gws_26_val; // offset: 474 (0x1DA)
1150 uint32_t gws_27_val; // offset: 475 (0x1DB)
1151 uint32_t gws_28_val; // offset: 476 (0x1DC)
1152 uint32_t gws_29_val; // offset: 477 (0x1DD)
1153 uint32_t gws_30_val; // offset: 478 (0x1DE)
1154 uint32_t gws_31_val; // offset: 479 (0x1DF)
1155 uint32_t gws_32_val; // offset: 480 (0x1E0)
1156 uint32_t gws_33_val; // offset: 481 (0x1E1)
1157 uint32_t gws_34_val; // offset: 482 (0x1E2)
1158 uint32_t gws_35_val; // offset: 483 (0x1E3)
1159 uint32_t gws_36_val; // offset: 484 (0x1E4)
1160 uint32_t gws_37_val; // offset: 485 (0x1E5)
1161 uint32_t gws_38_val; // offset: 486 (0x1E6)
1162 uint32_t gws_39_val; // offset: 487 (0x1E7)
1163 uint32_t gws_40_val; // offset: 488 (0x1E8)
1164 uint32_t gws_41_val; // offset: 489 (0x1E9)
1165 uint32_t gws_42_val; // offset: 490 (0x1EA)
1166 uint32_t gws_43_val; // offset: 491 (0x1EB)
1167 uint32_t gws_44_val; // offset: 492 (0x1EC)
1168 uint32_t gws_45_val; // offset: 493 (0x1ED)
1169 uint32_t gws_46_val; // offset: 494 (0x1EE)
1170 uint32_t gws_47_val; // offset: 495 (0x1EF)
1171 uint32_t gws_48_val; // offset: 496 (0x1F0)
1172 uint32_t gws_49_val; // offset: 497 (0x1F1)
1173 uint32_t gws_50_val; // offset: 498 (0x1F2)
1174 uint32_t gws_51_val; // offset: 499 (0x1F3)
1175 uint32_t gws_52_val; // offset: 500 (0x1F4)
1176 uint32_t gws_53_val; // offset: 501 (0x1F5)
1177 uint32_t gws_54_val; // offset: 502 (0x1F6)
1178 uint32_t gws_55_val; // offset: 503 (0x1F7)
1179 uint32_t gws_56_val; // offset: 504 (0x1F8)
1180 uint32_t gws_57_val; // offset: 505 (0x1F9)
1181 uint32_t gws_58_val; // offset: 506 (0x1FA)
1182 uint32_t gws_59_val; // offset: 507 (0x1FB)
1183 uint32_t gws_60_val; // offset: 508 (0x1FC)
1184 uint32_t gws_61_val; // offset: 509 (0x1FD)
1185 uint32_t gws_62_val; // offset: 510 (0x1FE)
1186 uint32_t gws_63_val; // offset: 511 (0x1FF)