Lines Matching full:clkctrl
44 …{ DRA7_IPU1_MMU_IPU1_CLKCTRL, dra7_mmu_ipu1_bit_data, CLKF_HW_SUP | CLKF_NO_IDLEST, "ipu1-clkctrl:…
129 { DRA7_IPU_MCASP1_CLKCTRL, dra7_mcasp1_bit_data, CLKF_SW_SUP, "ipu-clkctrl:0000:22" },
130 { DRA7_IPU_TIMER5_CLKCTRL, dra7_timer5_bit_data, CLKF_SW_SUP, "ipu-clkctrl:0008:24" },
131 { DRA7_IPU_TIMER6_CLKCTRL, dra7_timer6_bit_data, CLKF_SW_SUP, "ipu-clkctrl:0010:24" },
132 { DRA7_IPU_TIMER7_CLKCTRL, dra7_timer7_bit_data, CLKF_SW_SUP, "ipu-clkctrl:0018:24" },
133 { DRA7_IPU_TIMER8_CLKCTRL, dra7_timer8_bit_data, CLKF_SW_SUP, "ipu-clkctrl:0020:24" },
135 { DRA7_IPU_UART6_CLKCTRL, dra7_uart6_bit_data, CLKF_SW_SUP, "ipu-clkctrl:0030:24" },
215 "atl-clkctrl:0000:24",
226 { DRA7_ATL_ATL_CLKCTRL, dra7_atl_bit_data, CLKF_SW_SUP, "atl-clkctrl:0000:26" },
302 { DRA7_DSS_DSS_CORE_CLKCTRL, dra7_dss_core_bit_data, CLKF_SW_SUP, "dss-clkctrl:0000:8" },
328 { DRA7_GPU_CLKCTRL, dra7_gpu_core_bit_data, CLKF_SW_SUP, "gpu-clkctrl:0000:24", },
339 "l3init-clkctrl:0008:24",
356 "l3init-clkctrl:0010:24",
398 { DRA7_L3INIT_MMC1_CLKCTRL, dra7_mmc1_bit_data, CLKF_SW_SUP, "l3init-clkctrl:0008:25" },
399 { DRA7_L3INIT_MMC2_CLKCTRL, dra7_mmc2_bit_data, CLKF_SW_SUP, "l3init-clkctrl:0010:25" },
547 "l4per-clkctrl:00f8:24",
564 "l4per-clkctrl:0100:24",
606 { DRA7_L4PER_TIMER10_CLKCTRL, dra7_timer10_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0000:24" },
607 { DRA7_L4PER_TIMER11_CLKCTRL, dra7_timer11_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0008:24" },
608 { DRA7_L4PER_TIMER2_CLKCTRL, dra7_timer2_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0010:24" },
609 { DRA7_L4PER_TIMER3_CLKCTRL, dra7_timer3_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0018:24" },
610 { DRA7_L4PER_TIMER4_CLKCTRL, dra7_timer4_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0020:24" },
611 { DRA7_L4PER_TIMER9_CLKCTRL, dra7_timer9_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0028:24" },
630 { DRA7_L4PER_MMC3_CLKCTRL, dra7_mmc3_bit_data, CLKF_SW_SUP, "l4per-clkctrl:00f8:25" },
631 { DRA7_L4PER_MMC4_CLKCTRL, dra7_mmc4_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0100:25" },
632 { DRA7_L4PER_UART1_CLKCTRL, dra7_uart1_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0118:24" },
633 { DRA7_L4PER_UART2_CLKCTRL, dra7_uart2_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0120:24" },
634 { DRA7_L4PER_UART3_CLKCTRL, dra7_uart3_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0128:24" },
635 { DRA7_L4PER_UART4_CLKCTRL, dra7_uart4_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0130:24" },
636 { DRA7_L4PER_UART5_CLKCTRL, dra7_uart5_bit_data, CLKF_SW_SUP, "l4per-clkctrl:0148:24" },
657 "l4per2-clkctrl:012c:24",
737 { DRA7_L4PER2_QSPI_CLKCTRL, dra7_qspi_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:012c:25" },
738 { DRA7_L4PER2_MCASP2_CLKCTRL, dra7_mcasp2_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:0154:22" },
739 { DRA7_L4PER2_MCASP3_CLKCTRL, dra7_mcasp3_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:015c:22" },
740 { DRA7_L4PER2_MCASP5_CLKCTRL, dra7_mcasp5_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:016c:22" },
741 { DRA7_L4PER2_MCASP8_CLKCTRL, dra7_mcasp8_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:0184:22" },
742 { DRA7_L4PER2_MCASP4_CLKCTRL, dra7_mcasp4_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:018c:22" },
743 { DRA7_L4PER2_UART7_CLKCTRL, dra7_uart7_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:01c4:24" },
744 { DRA7_L4PER2_UART8_CLKCTRL, dra7_uart8_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:01d4:24" },
745 { DRA7_L4PER2_UART9_CLKCTRL, dra7_uart9_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:01dc:24" },
747 { DRA7_L4PER2_MCASP6_CLKCTRL, dra7_mcasp6_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:01f8:22" },
748 { DRA7_L4PER2_MCASP7_CLKCTRL, dra7_mcasp7_bit_data, CLKF_SW_SUP, "l4per2-clkctrl:01fc:22" },
774 { DRA7_L4PER3_TIMER13_CLKCTRL, dra7_timer13_bit_data, CLKF_SW_SUP, "l4per3-clkctrl:00b4:24" },
775 { DRA7_L4PER3_TIMER14_CLKCTRL, dra7_timer14_bit_data, CLKF_SW_SUP, "l4per3-clkctrl:00bc:24" },
776 { DRA7_L4PER3_TIMER15_CLKCTRL, dra7_timer15_bit_data, CLKF_SW_SUP, "l4per3-clkctrl:00c4:24" },
777 { DRA7_L4PER3_TIMER16_CLKCTRL, dra7_timer16_bit_data, CLKF_SW_SUP, "l4per3-clkctrl:011c:24" },
811 { DRA7_WKUPAON_TIMER1_CLKCTRL, dra7_timer1_bit_data, CLKF_SW_SUP, "wkupaon-clkctrl:0020:24" },
814 { DRA7_WKUPAON_UART10_CLKCTRL, dra7_uart10_bit_data, CLKF_SW_SUP, "wkupaon-clkctrl:0060:24" },
815 { DRA7_WKUPAON_DCAN1_CLKCTRL, dra7_dcan1_bit_data, CLKF_SW_SUP, "wkupaon-clkctrl:0068:24" },
855 DT_CLK(NULL, "atl_dpll_clk_mux", "atl-clkctrl:0000:24"),
856 DT_CLK(NULL, "atl_gfclk_mux", "atl-clkctrl:0000:26"),
857 DT_CLK(NULL, "dcan1_sys_clk_mux", "wkupaon-clkctrl:0068:24"),
858 DT_CLK(NULL, "dss_32khz_clk", "dss-clkctrl:0000:11"),
859 DT_CLK(NULL, "dss_48mhz_clk", "dss-clkctrl:0000:9"),
860 DT_CLK(NULL, "dss_dss_clk", "dss-clkctrl:0000:8"),
861 DT_CLK(NULL, "dss_hdmi_clk", "dss-clkctrl:0000:10"),
862 DT_CLK(NULL, "dss_video1_clk", "dss-clkctrl:0000:12"),
863 DT_CLK(NULL, "dss_video2_clk", "dss-clkctrl:0000:13"),
864 DT_CLK(NULL, "gmac_rft_clk_mux", "gmac-clkctrl:0000:25"),
865 DT_CLK(NULL, "gpio1_dbclk", "wkupaon-clkctrl:0018:8"),
866 DT_CLK(NULL, "gpio2_dbclk", "l4per-clkctrl:0038:8"),
867 DT_CLK(NULL, "gpio3_dbclk", "l4per-clkctrl:0040:8"),
868 DT_CLK(NULL, "gpio4_dbclk", "l4per-clkctrl:0048:8"),
869 DT_CLK(NULL, "gpio5_dbclk", "l4per-clkctrl:0050:8"),
870 DT_CLK(NULL, "gpio6_dbclk", "l4per-clkctrl:0058:8"),
871 DT_CLK(NULL, "gpio7_dbclk", "l4per-clkctrl:00e8:8"),
872 DT_CLK(NULL, "gpio8_dbclk", "l4per-clkctrl:00f0:8"),
873 DT_CLK(NULL, "ipu1_gfclk_mux", "ipu1-clkctrl:0000:24"),
874 DT_CLK(NULL, "mcasp1_ahclkr_mux", "ipu-clkctrl:0000:28"),
875 DT_CLK(NULL, "mcasp1_ahclkx_mux", "ipu-clkctrl:0000:24"),
876 DT_CLK(NULL, "mcasp1_aux_gfclk_mux", "ipu-clkctrl:0000:22"),
877 DT_CLK(NULL, "mcasp2_ahclkr_mux", "l4per2-clkctrl:0154:28"),
878 DT_CLK(NULL, "mcasp2_ahclkx_mux", "l4per2-clkctrl:0154:24"),
879 DT_CLK(NULL, "mcasp2_aux_gfclk_mux", "l4per2-clkctrl:0154:22"),
880 DT_CLK(NULL, "mcasp3_ahclkx_mux", "l4per2-clkctrl:015c:24"),
881 DT_CLK(NULL, "mcasp3_aux_gfclk_mux", "l4per2-clkctrl:015c:22"),
882 DT_CLK(NULL, "mcasp4_ahclkx_mux", "l4per2-clkctrl:018c:24"),
883 DT_CLK(NULL, "mcasp4_aux_gfclk_mux", "l4per2-clkctrl:018c:22"),
884 DT_CLK(NULL, "mcasp5_ahclkx_mux", "l4per2-clkctrl:016c:24"),
885 DT_CLK(NULL, "mcasp5_aux_gfclk_mux", "l4per2-clkctrl:016c:22"),
886 DT_CLK(NULL, "mcasp6_ahclkx_mux", "l4per2-clkctrl:01f8:24"),
887 DT_CLK(NULL, "mcasp6_aux_gfclk_mux", "l4per2-clkctrl:01f8:22"),
888 DT_CLK(NULL, "mcasp7_ahclkx_mux", "l4per2-clkctrl:01fc:24"),
889 DT_CLK(NULL, "mcasp7_aux_gfclk_mux", "l4per2-clkctrl:01fc:22"),
890 DT_CLK(NULL, "mcasp8_ahclkx_mux", "l4per2-clkctrl:0184:24"),
891 DT_CLK(NULL, "mcasp8_aux_gfclk_mux", "l4per2-clkctrl:0184:22"),
892 DT_CLK(NULL, "mmc1_clk32k", "l3init-clkctrl:0008:8"),
893 DT_CLK(NULL, "mmc1_fclk_div", "l3init-clkctrl:0008:25"),
894 DT_CLK(NULL, "mmc1_fclk_mux", "l3init-clkctrl:0008:24"),
895 DT_CLK(NULL, "mmc2_clk32k", "l3init-clkctrl:0010:8"),
896 DT_CLK(NULL, "mmc2_fclk_div", "l3init-clkctrl:0010:25"),
897 DT_CLK(NULL, "mmc2_fclk_mux", "l3init-clkctrl:0010:24"),
898 DT_CLK(NULL, "mmc3_clk32k", "l4per-clkctrl:00f8:8"),
899 DT_CLK(NULL, "mmc3_gfclk_div", "l4per-clkctrl:00f8:25"),
900 DT_CLK(NULL, "mmc3_gfclk_mux", "l4per-clkctrl:00f8:24"),
901 DT_CLK(NULL, "mmc4_clk32k", "l4per-clkctrl:0100:8"),
902 DT_CLK(NULL, "mmc4_gfclk_div", "l4per-clkctrl:0100:25"),
903 DT_CLK(NULL, "mmc4_gfclk_mux", "l4per-clkctrl:0100:24"),
904 DT_CLK(NULL, "optfclk_pciephy1_32khz", "pcie-clkctrl:0000:8"),
905 DT_CLK(NULL, "optfclk_pciephy1_clk", "pcie-clkctrl:0000:9"),
906 DT_CLK(NULL, "optfclk_pciephy1_div_clk", "pcie-clkctrl:0000:10"),
907 DT_CLK(NULL, "optfclk_pciephy2_32khz", "pcie-clkctrl:0008:8"),
908 DT_CLK(NULL, "optfclk_pciephy2_clk", "pcie-clkctrl:0008:9"),
909 DT_CLK(NULL, "optfclk_pciephy2_div_clk", "pcie-clkctrl:0008:10"),
910 DT_CLK(NULL, "qspi_gfclk_div", "l4per2-clkctrl:012c:25"),
911 DT_CLK(NULL, "qspi_gfclk_mux", "l4per2-clkctrl:012c:24"),
912 DT_CLK(NULL, "rmii_50mhz_clk_mux", "gmac-clkctrl:0000:24"),
913 DT_CLK(NULL, "sata_ref_clk", "l3init-clkctrl:0068:8"),
914 DT_CLK(NULL, "timer10_gfclk_mux", "l4per-clkctrl:0000:24"),
915 DT_CLK(NULL, "timer11_gfclk_mux", "l4per-clkctrl:0008:24"),
916 DT_CLK(NULL, "timer13_gfclk_mux", "l4per3-clkctrl:00b4:24"),
917 DT_CLK(NULL, "timer14_gfclk_mux", "l4per3-clkctrl:00bc:24"),
918 DT_CLK(NULL, "timer15_gfclk_mux", "l4per3-clkctrl:00c4:24"),
919 DT_CLK(NULL, "timer16_gfclk_mux", "l4per3-clkctrl:011c:24"),
920 DT_CLK(NULL, "timer1_gfclk_mux", "wkupaon-clkctrl:0020:24"),
921 DT_CLK(NULL, "timer2_gfclk_mux", "l4per-clkctrl:0010:24"),
922 DT_CLK(NULL, "timer3_gfclk_mux", "l4per-clkctrl:0018:24"),
923 DT_CLK(NULL, "timer4_gfclk_mux", "l4per-clkctrl:0020:24"),
924 DT_CLK(NULL, "timer5_gfclk_mux", "ipu-clkctrl:0008:24"),
925 DT_CLK(NULL, "timer6_gfclk_mux", "ipu-clkctrl:0010:24"),
926 DT_CLK(NULL, "timer7_gfclk_mux", "ipu-clkctrl:0018:24"),
927 DT_CLK(NULL, "timer8_gfclk_mux", "ipu-clkctrl:0020:24"),
928 DT_CLK(NULL, "timer9_gfclk_mux", "l4per-clkctrl:0028:24"),
929 DT_CLK(NULL, "uart10_gfclk_mux", "wkupaon-clkctrl:0060:24"),
930 DT_CLK(NULL, "uart1_gfclk_mux", "l4per-clkctrl:0118:24"),
931 DT_CLK(NULL, "uart2_gfclk_mux", "l4per-clkctrl:0120:24"),
932 DT_CLK(NULL, "uart3_gfclk_mux", "l4per-clkctrl:0128:24"),
933 DT_CLK(NULL, "uart4_gfclk_mux", "l4per-clkctrl:0130:24"),
934 DT_CLK(NULL, "uart5_gfclk_mux", "l4per-clkctrl:0148:24"),
935 DT_CLK(NULL, "uart6_gfclk_mux", "ipu-clkctrl:0030:24"),
936 DT_CLK(NULL, "uart7_gfclk_mux", "l4per2-clkctrl:01c4:24"),
937 DT_CLK(NULL, "uart8_gfclk_mux", "l4per2-clkctrl:01d4:24"),
938 DT_CLK(NULL, "uart9_gfclk_mux", "l4per2-clkctrl:01dc:24"),
939 DT_CLK(NULL, "usb_otg_ss1_refclk960m", "l3init-clkctrl:00d0:8"),
940 DT_CLK(NULL, "usb_otg_ss2_refclk960m", "l3init-clkctrl:0020:8"),