Lines Matching +full:mt8173 +full:- +full:infracfg
1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/clock/mediatek,infracfg.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Matthias Brugger <matthias.bgg@gmail.com>
13 The Mediatek infracfg controller provides various clocks and reset outputs
14 to the system. The clock values can be found in <dt-bindings/clock/mt*-clk.h>,
15 and reset values in <dt-bindings/reset/mt*-reset.h> and
16 <dt-bindings/reset/mt*-resets.h>.
21 - items:
22 - enum:
23 - mediatek,mt2701-infracfg
24 - mediatek,mt2712-infracfg
25 - mediatek,mt6765-infracfg
26 - mediatek,mt6795-infracfg
27 - mediatek,mt6779-infracfg_ao
28 - mediatek,mt6797-infracfg
29 - mediatek,mt7622-infracfg
30 - mediatek,mt7629-infracfg
31 - mediatek,mt7981-infracfg
32 - mediatek,mt7986-infracfg
33 - mediatek,mt7988-infracfg
34 - mediatek,mt8135-infracfg
35 - mediatek,mt8167-infracfg
36 - mediatek,mt8173-infracfg
37 - mediatek,mt8183-infracfg
38 - mediatek,mt8516-infracfg
39 - const: syscon
40 - items:
41 - const: mediatek,mt7623-infracfg
42 - const: mediatek,mt2701-infracfg
43 - const: syscon
48 '#clock-cells':
51 '#reset-cells':
55 - compatible
56 - reg
57 - '#clock-cells'
64 - mediatek,mt2701-infracfg
65 - mediatek,mt2712-infracfg
66 - mediatek,mt6795-infracfg
67 - mediatek,mt7622-infracfg
68 - mediatek,mt7986-infracfg
69 - mediatek,mt8135-infracfg
70 - mediatek,mt8173-infracfg
71 - mediatek,mt8183-infracfg
74 - '#reset-cells'
79 - |
80 infracfg: clock-controller@10001000 {
81 compatible = "mediatek,mt8173-infracfg", "syscon";
83 #clock-cells = <1>;
84 #reset-cells = <1>;